EP1SGX25CF672C6 Altera, EP1SGX25CF672C6 Datasheet - Page 98

IC STRATIX GX FPGA 25KLE 672FBGA

EP1SGX25CF672C6

Manufacturer Part Number
EP1SGX25CF672C6
Description
IC STRATIX GX FPGA 25KLE 672FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX25CF672C6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
455
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix GX
Number Of Logic Blocks/elements
25660
# I/os (max)
455
Frequency (max)
5GHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX25CF672C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1SGX25CF672C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25CF672C6
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25CF672C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1SGX25CF672C6ES
Manufacturer:
ALTERA
Quantity:
5
Part Number:
EP1SGX25CF672C6ES
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25CF672C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25CF672C6N
Manufacturer:
ALTERA
0
TriMatrix Memory
4–32
Stratix GX Device Handbook, Volume 1
Similar to all RAM blocks, M-RAM blocks can have different clocks on
their inputs and outputs. All input registers—renwe, datain, address,
and byte enable registers—are clocked together from either of the two
clocks feeding the block. The output register can be bypassed. The eight
labclk signals or local interconnect can drive the control signals for the
A and B ports of the M-RAM block. LEs can also control the clock_a,
clock_b, renwe_a, renwe_b, clr_a, clr_b, clocken_a, and
clocken_b signals as shown in
Notes to
(1)
(2)
Table 4–10. M-RAM Combined Byte Selection for ×144 Mode
Any combination of byte enables is possible.
Byte enables can be used in the same manner with 8-bit words, that is, in ×16, ×32,
×64, and ×128 modes.
Tables 4–9
byteena[15..0]
[10] = 1
[11] = 1
[12] = 1
[13] = 1
[14] = 1
[15] = 1
[0] = 1
[1] = 1
[2] = 1
[3] = 1
[4] = 1
[5] = 1
[6] = 1
[7] = 1
[8] = 1
[9] = 1
and 4–10:
Figure
4–18.
datain ×144
[116..108]
[125..117]
[134..126]
[143..135]
[107..99]
[26..18]
[35..27]
[44..36]
[53..45]
[62..54]
[71..63]
[80..72]
[89..81]
[98..90]
[17..9]
[8..0]
Altera Corporation
Notes
February 2005
(1),
(2)

Related parts for EP1SGX25CF672C6