ICS85352AYILF IDT, Integrated Device Technology Inc, ICS85352AYILF Datasheet - Page 8

• Manufacturer Part Number: ICS85352AYILF
• Description: IC CLK MUX 2:1 LVPECL 48-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: HiPerClockS™r
• Type: Multiplexerr

Specifications of ICS85352AYILF

• Number Of Circuits: 1
• Ratio - Input:output: 2:12
• Differential - Input:output: Yes/Yes
• Input: HCSL, LVDS, LVHSTL, LVPECL, SSTL
• Output: LVPECL
• Frequency - Max: 700MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-TQFP, 48-VQFP
• Frequency-max: 700MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 800-1174; 85352AYILF

ICS85352I Data Sheet
Wiring the Differential Input to Accept Single-Ended Levels
Figure 1 shows how a differential input can be wired to accept single
ended levels. The reference voltage V
the bias resistors R1 and R2. The bypass capacitor (C1) is used to
help filter noise on the DC bias. This bias circuit should be located as
close to the input pin as possible. The ratio of R1 and R2 might need
to be adjusted to position the V
swing. For example, if the input clock swing is 2.5V and V
R1 and R2 value should be adjusted to set V
below are for when both the single ended swing and V
same voltage. This configuration requires that the sum of the output
impedance of the driver (Ro) and the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination at
the input will attenuate the signal in half. This can be done in one of
two ways. First, R3 and R4 in parallel should equal the transmission
Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels
ICS85352AYI REVISION C AUGUST 3, 2010
REF
in the center of the input voltage
REF
= V
REF
CC
at 1.25V. The values
/2 is generated by
CC
CC
are at the
= 3.3V,
8
line impedance. For most 50Ω applications, R3 and R4 can be 100Ω.
The values of the resistors can be increased to reduce the loading for
slower and weaker LVCMOS driver. When using single-ended
signaling, the noise rejection benefits of differential signaling are
reduced. Even though the differential input can handle full rail
LVCMOS signaling, it is recommended that the amplitude be
reduced. The datasheet specifies a lower differential amplitude,
however this only applies to differential signals. For single-ended
applications, the swing can be larger, however V
than -0.3V and V
the recommended components might not be used, the pads should
be placed in the layout. They can be utilized for debugging purposes.
The datasheet specifications are characterized and guaranteed by
using a differential signal.
IH
cannot be more than Vcc + 0.3V. Though some of
12 BIT, 2-TO-1, 3.3V, 2.5V LVPECL CLOCK BUFFER
©2010 Integrated Device Technology, Inc.
IL
cannot be less