ISP1362BDFA STEricsson, ISP1362BDFA Datasheet - Page 9

no-image

ISP1362BDFA

Manufacturer Part Number
ISP1362BDFA
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1362BDFA

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BDFA
Manufacturer:
STE
Quantity:
5
Part Number:
ISP1362BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Table 2.
ISP1362_7
Product data sheet
Symbol
DREQ2
V
DGND
DACK1
DACK2
INT1
INT2
RESET
H_SUSPEND/
H_WAKEUP
D_SUSPEND/
D_WAKEUP
CC
[1]
Pin description
Pin
LQFP64
25
26
27
28
29
30
31
32
33
34
TFBGA64
K6
J7
K7
J8
K8
J9
K9
K10
J10
H9
…continued
Type
O
-
-
I
I
O
O
I
I/O
I/O
Rev. 07 — 29 September 2009
Description
DMA request output; when active, it signals the DMA controller that a
data transfer is requested by the peripheral controller; the active level
(HIGH or LOW) of the request is programmed by using the
DcHardwareConfiguration register (BAh/BBh)
push-pull output
supply voltage (3.3 V); it is recommended that you connect a decoupling
capacitor of 0.01 μF
digital ground
DMA acknowledge input; indicates that a request for DMA transfer from
the host controller has been granted by the DMA controller; the active
level (HIGH or LOW) of the acknowledge signal is programmed by using
the HcHardwareConfiguration register (20h/A0h); when not in use, this
pin must be connected to V
input with hysteresis
DMA acknowledge input; indicates that a request for DMA transfer from
the peripheral controller has been granted by the DMA controller; the
active level (HIGH or LOW) of the acknowledge signal is programmed by
using the DcHardwareConfiguration register (BAh/BBh); when not in use,
this pin must be connected to V
input with hysteresis
interrupt request from the host controller; provides a mechanism for the
host controller to interrupt the microprocessor; for details, see
HcHardwareConfiguration register (20h/A0h)
If the OneINT bit of the HcHardwareConfiguration register is set to
logic 1, both the host controller and the peripheral controller interrupt
request will be routed to INT1.
push-pull output
interrupt request from the peripheral controller; provides a mechanism for
the peripheral controller to interrupt the microprocessor; for details, see
DcHardwareConfiguration register (BAh/BBh)
push-pull output
reset input
input with hysteresis and internal pull-up resistor
Remark: During reset, ensure that all the input pins to the ISP1362 are
not toggling and are in their inactive states.
I/O pin (open-drain); goes HIGH when the host controller is in suspend
mode; a LOW pulse must be applied to this pin to wake up the host
controller; connect a 100 kΩ resistor to V
bidirectional, push-pull input, 3-state open-drain output
I/O pin (open-drain); goes HIGH when the peripheral controller is in
suspend mode; a LOW pulse must be applied to this pin to wake up the
peripheral controller; connect a 100 kΩ resistor to V
bidirectional, push-pull input, 3-state open-drain output
CC
through a 10 kΩ resistor
CC
through a 10 kΩ resistor
Single-chip USB OTG controller
CC
Section 14.4.1
Section 15.1.4
© ST-ERICSSON 2009. All rights reserved.
CC
ISP1362
9 of 147

Related parts for ISP1362BDFA