ISP1362BDFA STEricsson, ISP1362BDFA Datasheet - Page 114

no-image

ISP1362BDFA

Manufacturer Part Number
ISP1362BDFA
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1362BDFA

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BDFA
Manufacturer:
STE
Quantity:
5
Part Number:
ISP1362BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Table 126. DcEndpointStatus register: bit allocation
ISP1362_7
Product data sheet
Bit
Symbol
Reset
Access
15.2.2 Read endpoint status (R: 50h to 5Fh)
EPSTAL
R
7
0
Table 124. Endpoint buffer memory organization
Table 125. Example of endpoint buffer memory access
Remark: There is no protection against writing or reading past a buffer’s boundary,
against writing into an OUT buffer or reading from an IN buffer. Any of these actions can
cause an incorrect operation. Data residing in an OUT buffer is only meaningful after a
successful transaction. Exception: during the DMA access of a double-buffered endpoint,
the buffer pointer automatically points to the secondary buffer after reaching the end of the
primary buffer.
This command is used to read the status of an endpoint buffer memory. The command
accesses the DcEndpointStatus register, the bit allocation of which is shown in
Reading the DcEndpointStatus register will clear the interrupt bit set for the corresponding
endpoint in the DcInterrupt register (see
All bits of the DcEndpointStatus register are read-only. Bit EPSTAL is controlled by the
Stall or Unstall commands and by the reception of a set-up token (see
Code (Hex): 50 to 5F — read (control OUT, control IN, endpoints 1 to 14)
Transaction — read 1 byte (code only)
Word #
1 (upper byte)
M = (N + 1) / 2
A0
HIGH
LOW
LOW
LOW
EPFULL1
R
6
0
Phase
command
data
data
data
EPFULL0
R
5
0
Rev. 07 — 29 September 2009
Bus lines
D[7:0]
D[15:8]
D[15:0]
D[15:0]
D[15:0]
DATA_PID
Description
data byte 2
data byte N
R
4
0
Word #
-
-
0
1
2
Table
WRITE
OVER
R
3
0
142).
…continued
Description
command code (00h to 1Fh)
ignored
packet length
data word 1 (data byte 2, data byte 1)
data word 2 (data byte 4, data byte 3)
SETUPT
Single-chip USB OTG controller
R
2
0
CPUBUF
© ST-ERICSSON 2009. All rights reserved.
R
1
0
Section
ISP1362
Table
15.2.3).
reserved
114 of 147
0
-
-
126.

Related parts for ISP1362BDFA