MC68HC908QT2CPE Freescale, MC68HC908QT2CPE Datasheet - Page 132

• Manufacturer Part Number: MC68HC908QT2CPE
• Manufacturer: Freescale

Specifications of MC68HC908QT2CPE

• Cpu Family: HC08
• Device Core Size: 8b
• Frequency (max): 8MHz
• Total Internal Ram Size: 128Byte
• # I/os (max): 6
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 4-chx8-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Through Hole
• Pin Count: 8
• Package Type: PDIP
• Program Memory Type: Flash
• Program Memory Size: 1.5KB
• Lead Free Status / RoHS Status: Compliant

Timer Interface Module (TIM)
CHxMAX — Channel x Maximum Duty Cycle Bit
14.9.5 TIM Channel Registers
These read/write registers contain the captured TIM counter value of the input capture function or the
output compare value of the output compare function. The state of the TIM channel registers after reset
is unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH)
inhibits input captures until the low byte (TCHxL) is read.
In output compare mode (MSxB:MSxA ≠ 0:0), writing to the high byte of the TIM channel x registers
(TCHxH) inhibits output compares until the low byte (TCHxL) is written.
132
When the TOVx bit is at a 1, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered
PWM signals to 100%. As
or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared.
Address: $02A
Address: $0026
Address: $0027
Address: $0029
CHxMAX
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
TCHx
OVERFLOW
Figure 14-9. TIM Channel Registers (TCH0H/L:TCH1H/L)
Bit 15
Bit 15
Bit 7
Bit 7
Bit 7
Bit 7
Bit 7
Bit 7
COMPARE
Figure 14-8
PERIOD
OUTPUT
TCH0H
TCH0L
TCH1H
TCH1L
Bit 14
Bit 14
MC68HC908QY/QT Family Data Sheet, Rev. 6
Bit 6
Bit 6
6
6
6
6
OVERFLOW
Figure 14-8. CHxMAX Latency
Bit 13
Bit 13
Bit 5
Bit 5
shows, the CHxMAX bit takes effect in the cycle after it is set
5
5
5
5
COMPARE
OUTPUT
Indeterminate after reset
Indeterminate after reset
Indeterminate after reset
Indeterminate after reset
OVERFLOW
Bit 12
Bit 12
Bit 4
Bit 4
4
4
4
4
COMPARE
OUTPUT
Bit 11
Bit 11
Bit 3
Bit 3
3
3
3
3
OVERFLOW
Bit 10
Bit 10
Bit 2
Bit 2
2
2
2
2
COMPARE
OUTPUT
Bit 9
Bit 1
Bit 9
Bit 1
OVERFLOW
1
1
1
1
Freescale Semiconductor
Bit 0
Bit 8
Bit 0
Bit 0
Bit 0
Bit 8
Bit 0
Bit 0