LSISAS1068 LSI, LSISAS1068 Datasheet - Page 27

no-image

LSISAS1068

Manufacturer Part Number
LSISAS1068
Description
Manufacturer
LSI
Datasheet

Specifications of LSISAS1068

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSISAS1068 B0
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
LSISAS1068 B0
Quantity:
60
Part Number:
LSISAS1068 B1
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068B0
Manufacturer:
NS
Quantity:
4 400
Part Number:
LSISAS1068BO
Manufacturer:
ALTERA
0
Part Number:
LSISAS1068E
Manufacturer:
LSI
Quantity:
1 049
Company:
Part Number:
LSISAS1068E
Quantity:
215
Part Number:
LSISAS1068E B2
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSISAS1068E B3/62095D2
Manufacturer:
LSI
Quantity:
20 000
Chapter 2
Functional Description
This chapter provides a subsystem level overview of the LSISAS1068, a
discussion of the Fusion-MPT architecture, and a functional description
of the LSISAS1068 interfaces. This chapter contains the following
sections:
The LSISAS1068 is an eight-port, 3.0 Gbit/s SAS controller that is
compliant with the Fusion-MPT architecture, provides a PCI-X interface,
and supports the Integrated RAID solution. The LSISAS1068 supports
revision 3.0 of the PCI Local Bus Specification, revision 2.0 of the PCI-
X Addendum to the PCI Local Bus Specification, revision 1.0 of the ANSI
Serial Attached SCSI standard, and revision 1.0a of the Serial ATA
standard.
The LSISAS1068 employs the LSI Logic Fusion-MPT architecture to
ensure robust system performance, to provide binary compatibility of
host software between the LSI Logic SAS/SATA, SCSI, and Fibre
Channel products, and to significantly reduce software development time.
Refer to the Fusion-MPT Device Management User’s Guide for more
information on the Fusion-MPT architecture.
LSISAS1068 PCI-X to 8-Port Serial Attached SCSI/SATA Controller
Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.
Section 2.1, “Block Diagram Description”
Section 2.2, “Fusion-MPT Architecture Overview”
Section 2.3, “PCI Functional Description”
Section 2.4, “SAS Functional Description”
Section 2.5, “External Memory Interface”
Section 2.6, “Zero Channel RAID”
Section 2.7, “Universal Asynchronous Receiver/Transmitter (UART)”
Section 2.8, “Multi-ICE Test Interface”
2-1

Related parts for LSISAS1068