5M80ZT100C5N Altera, 5M80ZT100C5N Datasheet - Page 150

no-image

5M80ZT100C5N

Manufacturer Part Number
5M80ZT100C5N
Description
ALTERA
Manufacturer
Altera
Series
MAX Vr

Specifications of 5M80ZT100C5N

Cpld Type
FLASH
No. Of Macrocells
64
No. Of I/o's
79
Propagation Delay
7.5ns
Global Clock Setup Time
4.6ns
Frequency
118.3MHz
Supply Voltage Range
1.71V To 1.89V
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
80
Number Of Macrocells
64
Number Of Gates
-
Number Of I /o
79
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
Quantity:
825
Part Number:
5M80ZT100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
0
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
8–4
MAX V Device Handbook
Boundary-Scan Cells of a MAX V Device I/O Pin
Figure 8–3
Std. 1149.1 device.
Figure 8–3. Boundary-Scan Register
Except for the four JTAG pins and power pins, you can use all the pins of a MAX V
device (including clock pins) as user I/O pins and have a BSC. The 3-bit BSC consists
of a set of capture registers and a set of update registers. The capture registers can
connect to internal device data through the OUTJ and OEJ signals, while the update
registers connect to external data through the PIN_OUT and PIN_OE signals. The TAP
controller internally generates the SHIFT, CLOCK, and UPDATE global control signals for
the IEEE Std. 1149.1 BST registers; a decode of the instruction register generates the
MODE signal. The data signal path for the boundary-scan register runs from the serial
data in (SDI) signal to the serial data out (SDO) signal. The scan register begins at the
TDI pin and ends at the TDO pin of the device.
shows how test data is serially shifted around the periphery of the IEEE
TDI
TMS
TAP Controller
Internal Logic
TCK
Chapter 8: JTAG Boundary-Scan Testing in MAX V Devices
TDO
IEEE Std. 1149.1 Boundary-Scan Register
Each peripheral
element is either an
I/O pin, dedicated
input pin, or
dedicated
configuration pin.
December 2010 Altera Corporation

Related parts for 5M80ZT100C5N