UPD78F0535GB(T)-UEU-A NEC, UPD78F0535GB(T)-UEU-A Datasheet - Page 566
UPD78F0535GB(T)-UEU-A
Manufacturer Part Number
UPD78F0535GB(T)-UEU-A
Description
8BIT MCU, 60K FLASH, 3KB RAM, LQFP
Manufacturer
NEC
Datasheet
1.UPD78F0535GBT-UEU-A.pdf
(773 pages)
Specifications of UPD78F0535GB(T)-UEU-A
Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
3KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
60KB
Oscillator Type
External, Internal
- Current page: 566 of 773
- Download datasheet (6Mb)
25.2 Format of Option Byte
566
Address: 0080H/1080H
The format of the option byte is shown below.
Note Set a value that is the same as that of 0080H to 1080H because 0080H and 1080H are switched during the
Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is
Remarks 1.
boot swap operation.
2.
2. The watchdog timer continues its operation during self-programming and EEPROM
3. If LSROSC = 0 (oscillation can be stopped by software), the count clock is not supplied to the
4. Be sure to clear bit 7 to 0.
WINDOW1
LSROSC
WDTON
WDCS2
prohibited.
emulation of the flash memory.
delayed. Set the overflow time and window size taking this delay into consideration.
watchdog timer in the HALT and STOP modes, regardless of the setting of bit 1 (LSRSTOP) of
the internal oscillation mode register (RCM).
When 8-bit timer H1 operates with the internal low-speed oscillation clock, the count clock is
supplied to 8-bit timer H1 even in the HALT/STOP mode.
f
( ): f
RL
7
0
0
0
1
1
0
1
0
0
0
0
1
1
1
1
0
1
: Internal low-speed oscillation clock frequency
RL
Note
= 264 kHz (MAX.)
Counter operation disabled (counting stopped after reset), illegal access detection operation
disabled
Counter operation enabled (counting started after reset), illegal access detection operation enabled
Can be stopped by software (stopped when 1 is written to bit 1 (LSRSTOP) of RCM register)
Cannot be stopped (not stopped even if 1 is written to LSRSTOP bit)
WINDOW0
WINDOW1
WDCS1
6
0
1
0
1
0
0
1
1
0
0
1
1
Figure 25-1. Format of Option Byte (1/2)
25%
50%
75%
100%
WINDOW0
Operation control of watchdog timer counter/illegal access detection
WDCS0
CHAPTER 25 OPTION BYTE
5
0
1
0
1
0
1
0
1
User’s Manual U17260EJ6V0UD
2
2
2
2
2
2
2
2
10
11
12
13
14
15
16
17
Internal low-speed oscillator operation
WDTON
/f
/f
/f
/f
/f
/f
/f
/f
RL
RL
RL
RL
RL
RL
RL
RL
During processing, the interrupt acknowledge time is
4
(3.88 ms)
(7.76 ms)
(15.52 ms)
(31.03 ms)
(62.06 ms)
(124.12 ms)
(248.24 ms)
(496.48 ms)
Watchdog timer window open period
WDCS2
3
Watchdog timer overflow time
WDCS1
2
WDCS0
1
LSROSC
0
Related parts for UPD78F0535GB(T)-UEU-A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
16/8 bit single-chip microcomputer
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual audio power amp circuit
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual comparator
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
MOS type composite field effect transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
50 V/100 mA FET array incorporating 2 N-ch MOSFETs
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Twin transistors equipped with different model chips(6P small MM)
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Bipolar analog integrated circuit
Manufacturer:
NEC
Datasheet: