SI1015-A-GM Silicon Laboratories Inc, SI1015-A-GM Datasheet - Page 273

IC TXRX MCU + EZRADIOPRO

SI1015-A-GM

Manufacturer Part Number
SI1015-A-GM
Description
IC TXRX MCU + EZRADIOPRO
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI1015-A-GM

Package / Case
42-QFN
Frequency
240MHz ~ 960MHz
Data Rate - Maximum
256kbps
Modulation Or Protocol
FSK, GFSK, OOK
Applications
General Purpose
Power - Output
13dBm
Sensitivity
-121dBm
Voltage - Supply
0.9 V ~ 3.6 V
Current - Receiving
18.5mA
Current - Transmitting
30mA
Data Interface
PCB, Surface Mount
Memory Size
8kB Flash, 768B RAM
Antenna Connector
PCB, Surface Mount
Number Of Receivers
1
Number Of Transmitters
1
Wireless Frequency
240 MHz to 960 MHz
Interface Type
UART, SMBus, SPI, PCA
Output Power
13 dBm
Operating Supply Voltage
0.9 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Supply Current
4 mA
Minimum Operating Temperature
- 40 C
Modulation
FSK, GFSK, OOK
Protocol Supported
C2, SMBus
Core
8051
Program Memory Type
Flash
Program Memory Size
8 KB
Data Ram Size
768 B
Supply Current (max)
4 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Operating Temperature
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1868-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI1015-A-GM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
SI1015-A-GM
Manufacturer:
SILICONLA
Quantity:
20 000
23.6.3. Packet Handler TX Mode
If the TX packet length is set the packet handler will send the number of bytes in the packet length field
before returning to IDLE mode and asserting the packet sent interrupt. To resume sending data from the
FIFO the microcontroller needs to command the chip to re-enter TX mode. Figure 23.13 provides an exam-
ple transaction where the packet length is set to three bytes.
23.6.4. Packet Handler RX Mode
23.6.4.1. Packet Handler Disabled
When the packet handler is disabled certain fields in the received packet are still required. Proper modem
operation requires preamble and sync when the FIFO is being used, as shown in Figure 23.14. Bits after
sync will be treated as raw data with no qualification. This mode allows for the creation of a custom packet
handler when the automatic qualification parameters are not sufficient. Manchester encoding is supported
but data whitening, CRC, and header checks are not.
23.6.4.2. Packet Handler Enabled
When the packet handler is enabled, all the fields of the packet structure need to be configured. Register
contents are used to construct the header field and length information encoded into the transmitted packet
when transmitting. The receive FIFO can be configured to handle packets of fixed or variable length with or
without a header. If multiple packets are desired to be stored in the FIFO, then there are options available
for the different fields that will be stored into the FIFO. Figure 23.15 demonstrates the options and settings
available when multiple packets are enabled. Figure 23.16 demonstrates the operation of fixed packet
length and correct/incorrect packets.
Figure 23.14. Required RX Packet Structure with Packet Handler Disabled
Preamble
Figure 23.13. Multiple Packets in TX Packet Handler
D ata 1
D ata 2
D ata 3
D ata 4
D ata 5
D ata 6
D ata 7
D ata 8
D ata 9
}
}
}
SYNC
This w ill be sent in the first transm ission
This w ill be sent in the second transm ission
This w ill be sent in the third transm ission
Rev. 1.0
DATA
Si1010/1/2/3/4/5
273

Related parts for SI1015-A-GM