JN5148-001-X NXP Semiconductors, JN5148-001-X Datasheet - Page 33

IC MCU 802.15.4 32BIT 2.4G 56QFN

JN5148-001-X

Manufacturer Part Number
JN5148-001-X
Description
IC MCU 802.15.4 32BIT 2.4G 56QFN
Manufacturer
NXP Semiconductors
Series
JN5148r
Datasheet

Specifications of JN5148-001-X

Frequency
2.4GHz
Data Rate - Maximum
667kbps
Modulation Or Protocol
802.15.4
Applications
Home/Building Automation, Industrial Control
Power - Output
2.5dBm
Sensitivity
-95dBm
Voltage - Supply
2 V ~ 3.6 V
Current - Receiving
17.5mA
Current - Transmitting
15mA
Data Interface
PCB, Surface Mount
Memory Size
128kB RAM, 128kB ROM
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
56-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
616-1049-2
935293999531
JN5148-001-X
9 Digital Input/Output
There are 21 Digital I/O (DIO) pins, which can be configured as either an input or an output, and each has a
selectable internal pull-up resistor. Most DIO pins are multiplexed with alternate peripheral features of the device,
see section 2.1. Once a peripheral is enabled it takes precedence over the device pins. Refer to the individual
module sections for a full description of the alternate peripherals functions. Following a reset (and whilst the reset
input is held low), all peripherals are off and the DIO pins are configured as inputs with the internals pull-ups turned
on.
When a peripheral is not enabled, the DIO pins associated with it can be used as digital inputs or outputs. Each pin
can be controlled individually by setting the direction and then reading or writing to the pin.
The individual pull-up resistors, R
, can also be enabled or disabled as needed and the setting is held through sleep
PU
cycles. The pull-ups are generally configured once after reset depending on the external components and
functionality. For instance, outputs should generally have the pull-ups disabled. An input that is always driven should
also have the pull-up disabled.
When configured as an input each pin can be used to generate an interrupt upon a change of state (selectable
transition either from low to high or high to low); the interrupt can be enabled or disabled. When the device is
sleeping, these interrupts become events that can be used to wake the device up. Equally the status of the interrupt
may be read. See section 21 Power Management and Sleep Modes for further details on sleep and wakeup.
The state of all DIO pins can be read, irrespective of whether the DIO is configured as an input or an output.
Throughout a sleep cycle the direction of the DIO, and the state of the outputs, is held. This is based on the resultant
of the GPIO Data/ Direction registers and the effect of any enabled peripherals at the point of entering sleep.
Following a wake-up these directions and output values are maintained under control of the GPIO data / direction
registers. Any peripherals enabled before the sleep cycle are not automatically re-enabled, this must be done through
software after the wake-up.
For example, if DIO0 is configured to be SPISEL1 then it becomes an output. The output value is controlled by the
SPI functional block. If the device then enters a sleep cycle, the DIO will remain an output and hold the value being
output when entering sleep. After wake-up the DIO will still be an output with the same value but controlled from the
GPIO Data/Direction registers. It can be altered with the software functions that adjust the DIO, or the application may
re-configure it to be SPISEL1.
Unused DIO pins are recommended to be set as inputs with the pull-up enabled.
Two DIO pins can optionally be used to provide control signals for RF circuitry (eg switches and PA) in high power
range extenders.
DIO3 / RFTX is asserted when the radio is in the transmit state and similarly, DIO2 / RFRX is asserted when the radio
is in the receiver state.
© NXP Laboratories UK 2010
JN-DS-JN5148-001 1v6
33

Related parts for JN5148-001-X