UPD70F3735GK-GAK-AX Renesas Electronics America, UPD70F3735GK-GAK-AX Datasheet - Page 187

• Manufacturer Part Number: UPD70F3735GK-GAK-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3735GK-GAK-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 66
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JF3-L
6.5.3
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
(1) When PLL is used
(2) When PLL is not used
• After the reset signal has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default
• To enable PLL operation, first set the PLLON bit to 1, and then set the SELPLL bit to 1 after the LOCKR.LOCK
• The PLL stops during transition to the IDLE2 or STOP mode regardless of the setting and is restored from the
• The clock-through mode (SELPLL bit = 0) is selected after the reset signal has been released, but the PLL is
Usage
mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
bit = 0. To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then
stop the PLL (PLLON bit = 0).
IDLE2 or STOP mode to the status before transition. The time required for restoration is as follows.
When transiting to the IDLE1 mode, the PLL does not stop. Stop the PLL if necessary.
operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
The times required for returning from the IDLE2 or STOP mode are as follows.
(a) When transiting to the IDLE2 or STOP mode from the clock through mode
(b) When transiting to the IDLE 2 or STOP mode while remaining in the PLL operation mode
• STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
• IDLE2 mode: Set the OSTS register so that the setup time is 350
• STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
• IDLE2 mode: Set the OSTS register so that the setup time is 350
• STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
• IDLE2 mode: Set the OSTS register so that the setup time is 800
CHAPTER 6 CLOCK GENERATION FUNCTION
μ
s (min.) or longer.
μ
μ
s (min.) or longer.
s (min.) or longer.
Page 171 of 816