HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 908

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 27 I/O Ports
27.5
Each pin has an input pullup MOS, which is controlled by Ports F, M Control Register (PFDR,
PMDR) in PFC.
27.5.1
Note: * Undefined
Ports F, M Data Register (PFDR, PMDR) is an 8-bit read register that stores data for pins PTx7 to
PTx0. Px7DT to Px0DT bit corresponds to PTx7 to PTx0 pin. When the pin function is general
input port, if the port is read, the corresponding pin level is read. Table 27.4 shows the function of
PFDR and PMDR.
PFDR and PMDR are initialized by a power-on reset. After initialization, the general input port
function (pullup MOS: on) is set as the initial pin function, and the corresponding pin levels are
read.
Table 27.4 Read/Write Operation of the Ports F, M Data Register (PFDR, PMDR)
PxnMD1
0
1
Note: * Operation cannot be guaranteed when this bit it set to “reserved.”
Rev.6.00 Mar. 27, 2009 Page 850 of 1036
REJ09B0254-0600
Initial value:
Ports F, M
Ports F, M Data Register (PFDR, PMDR)
PxnMD0
0
1
0
1
R/W:
Bit:
Px7DT
Pin State
Other function H’00
Reserved*
Input (Pullup
MOS on)
Input (Pullup
MOS off)
R
7
*
Px6DT
R
6
*
Read
Pin state
Pin state
Px5DT
R
5
*
Px4DT
Write
Ignored (no affect on pin state)
Ignored (no affect on pin state)
Ignored (no affect on pin state)
R
4
*
Px3DT
R
3
*
Px2DT
R
2
*
Px1DT
R
1
*
(n = 0 to 7)
(x = F, M)
Px0DT
R
0
*

Related parts for HD6417727F160V