HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 722

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 21 Analog Front End Interface (AFEIF)
21.2.4
ASTR is the control register for AFEIF, and composed of ASTR1 and ASTR2. ASTR1 is mainly
used for transmit/receive FIFO interrupt control commands. ASTR2 is used for DAA interrupt
control commands. See section 21.3.1, Interrupt Timing for more detail about interrupt handling.
(1) AFEIF Status Register 1 (ASTR1)
ASTR1 is composed by interrupt status flags (4 bits) relating transmit/receive FIFO and mask
flags (4 bits) for transmit/receive FIFO interrupt signal. Status flag displays full/empty interrupt
status of transmit/receive FIFO and half size interrupt status for FIFO. FIFO empty (TFE) and
FIFO half size interrupt(THE) shows “1” as initial value, because transmit FIFO is empty after
power on reset. These interrupt flags are to be cleared with the data write / read action to FIFO
from CPU.
Each interrupt mask flag is able to prohibit interrupt generation of each interrupt that indicated in
interrupt status flag. Every mask bits are automatically set when TE or RE bit are modified to 1.
TFEM and THEM are 1 when TE = 0. RFFM and RHFM are “1” when RE = “0”. Each mask bit
are reset as 1.
Bits 15 to 12 and 7 to 4—Reserved
Bit 11—Tx FIFO Empty Interrupt Mask (TFEM)
Bit 11: TFEM
0
1
Rev.6.00 Mar. 27, 2009 Page 664 of 1036
REJ09B0254-0600
Initial value:
Initial value:
R/W:
R/W:
AFEIF Status Register 1 and 2 (ASTR1, ASTR2)
Bit:
Bit:
R/W
15
R
0
7
0
Description
TFE Interrupt enable
TFE interrupt masked
14
R
R
0
6
0
13
R
R
0
5
0
12
R
R
0
4
0
TFEM
R/W
TFE
11
R
1
3
1
RFFM
R/W
RFF
10
R
1
2
0
THEM
THE
R/W
R
9
1
1
1
(Initial value)
RHFM
RHF
R/W
R
8
1
0
0

Related parts for HD6417727F160V