M30800SAGP#U5 Renesas Electronics America, M30800SAGP#U5 Datasheet - Page 282

• Manufacturer Part Number: M30800SAGP#U5
• Description: IC M32C/80 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30800SAGP#U5

• Core Processor: M16C/80
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
i=0, 1
Table 21.11 Register Settings in HDLC Processing Mode
0
C
GiMR
GiEMR
GiCR
GiETC
GiERC
GiIRF
GiCMP0,
GiCMP1
GiCMP2
GiCMP3
GiMSK0,
GiMSK1
GiTCRC
GiRCRC
GiTO
GiRI
GiRB
GiTB
CCS
1
9
0 .
8 /
B
Register
0
0
0
2
7
G
N
1
o
o r
0 -
. v
u
1
0
p
0
, 1
0
2
0
GMD1, GMD0
CKDIR
UFORM
IRS
7 to 0
TI
TXEPT
RI
TE
RE
TCRCE
TBSF1, TBSF0
CMP2E to CMP0E Select whether received data is compared or not
CMP3E
RCRCE
RSHTE
RBSF1, RBSF0
BSERR
IRF3 to IRF0
7 to 0
7 to 0
7 to 0
7 to 0
15 to 0
15 to 0
7 to 0
7 to 0
7 to 0
7 to 0
CCS1, CCS0
CCS3, CCS2
0
5
Page 261
Bit
f o
3
Set to "11
Set to "0"
Set to "0"
Select what causes the transmit interrupt to be generated
Set to "1111 0110
Transmit buffer empty flag
Transmit register empty flag
Receive complete flag
Transmit enable bit
Receive enable bit
Select whether transmit CRC is used or not
Transmit bit stuffing
Set to "1"
Select whether receive CRC is used or not
Set to "1" to use it in the receiver
Receive bit stuffing
Set to "0"
Select what causes an interrupt to be generated
Write "FE
Data to be compared
Write "7E
Write "01
Transmit CRC calculation result can be read
Receive CRC calculation result can be read
Data, which is output from a transmit data generation circuit, can be read
Set data input to a receive data generation circuit
Received data is stored
For transmission: write data to be transmitted
For reception: received data for comparison is stored
Select the HDLC processing clock
Select the HDLC processing clock
3
0
16
16
16
2
"
" to abort processing
"
" to abort processing
2
"
21. Intelligent I/O (Communication Function)
Function