M30800SAGP#U5 Renesas Electronics America, M30800SAGP#U5 Datasheet - Page 109

IC M32C/80 MCU ROMLESS 100LQFP

M30800SAGP#U5

Manufacturer Part Number
M30800SAGP#U5
Description
IC M32C/80 MCU ROMLESS 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M30800SAGP#U5

Core Processor
M16C/80
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
45
Program Memory Type
ROMless
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30800SAGP#U5M30800SAGP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30800SAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
NSC
Quantity:
78
Company:
Part Number:
M30800SAGP#U5M30800SAGP-BL#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
Table 10.2 Relocatable Vector Tables (Continued)
0
NOTES:
C
Bus Conflict Detect, Start Condition Detect, +156 to +159 (009C
Stop Condition Detect (UART2)
Bus Conflict Detect, Start Condition Detect, +160 to +163 (00A0
Stop Condition Detect (UART3/UART0)
Bus Conflict Detect, Start Condition Detect, +164 to +167 (00A4
Stop Condition Detect (UART4/UART1)
A/D0
Key Input
Intelligent I/O Interrupt 0
Intelligent I/O Interrupt 1
Intelligent I/O Interrupt 2
Intelligent I/O Interrupt 3
Intelligent I/O Interrupt 4
INT Instruction
1
9
0 .
8 /
B
1. These addresses are relative to those in the INTB register.
2. The I flag does not disable interrupts.
3. In I
4. The IFSR6 bit in the IFSR register determines whether these addresses are used for an interrupt in UART0 or in
0
0
0
2
The IFSR7 bit in the IFSR register determines whether these addresses are used for an interrupt in UART1 or in
UART3.
UART4.
7
G
N
1
o
o r
2
0 -
C mode, NACK, ACK or start/stop condition detection causes interrupts to be generated.
. v
u
1
Interrupt Generated by
0
0
p
, 1
0
(2)
2
0
0
5
Page 88
(3)
f o
,
3
3
0
(4)
(4)
+168 to +171 (00A8
+172 to +175 (00AC
+176 to +179 (00B0
+180 to +183 (00B4
+184 to +187 (00B8
+188 to +191 (00BC
+192 to +195 (00C0
+0 to +3 (0000
+252 to +255 (00FC
Address(L) to Address(H)
Vector Table Address
16
to 0003
16
16
16
16
16
16
16
16
16
16
16
to 00B7
to 009F
to 00A3
to 00A7
to 00AB
to 00B3
to 00BB
to 00C3
to 00BF
to 00FF
to 00AF
16
) to
(1)
16
16
16
16
16
16
16
16
16
16
16
) 45
) 39
) 40
) 41
) 44
) 42
) 46
) 48
)
) 43
) 47
Interrupt Number
0 to 63
Software
Serial I/O
A/D Converter
Interrupts
Intelligent I/O
Interrupts
Reference
10. Interrupts

Related parts for M30800SAGP#U5