AT32UC3A0512-ALTTA Atmel, AT32UC3A0512-ALTTA Datasheet - Page 208

IC MCU AVR32 512K FLASH 144LQFP

AT32UC3A0512-ALTTA

Manufacturer Part Number
AT32UC3A0512-ALTTA
Description
IC MCU AVR32 512K FLASH 144LQFP
Manufacturer
Atmel
Series
AVR®32 UC3r
Datasheet

Specifications of AT32UC3A0512-ALTTA

Core Processor
AVR
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, SSC, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
109
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A0512-ALTTA
Manufacturer:
Atmel
Quantity:
10 000
23.8.2
Name:
Access Type:
0 = SPI is in Slave mode.
1 = SPI is in Master mode.
0 = Fixed Peripheral Select.
1 = Variable Peripheral Select.
0 = The chip selects are directly connected to a peripheral device.
1 = The four chip select lines are connected to a 4- to 16-bit decoder.
When PCSDEC equals one, up to 15 Chip Select signals can be generated with the four lines using an external 4- to 16-bit
decoder. The Chip Select Registers define the characteristics of the 15 chip selects according to the following rules:
0 = The SPI operates at MCK.
1 = The SPI operates at MCK/32.
0 = Mode fault detection is enabled.
1 = Mode fault detection is disabled.
0 = Local loopback path disabled.
1 = Local loopback path enabled.
LLB controls the local loopback on the data serializer for testing in Master Mode only. MISO is internally connected to
MOSI.
32058J-AVR32-04/11
MSTR: Master/Slave Mode
PS: Peripheral Select
PCSDEC: Chip Select Decode
FDIV: Clock Selection
MODFDIS: Mode Fault Detection
LLB: Local Loopback Enable
LLB
CSR0 defines peripheral chip select signals 0 to 3.
CSR1 defines peripheral chip select signals 4 to 7.
CSR2 defines peripheral chip select signals 8 to 11.
CSR3 defines peripheral chip select signals 12 to 14.
31
23
15
7
SPI Mode Register
30
22
14
6
29
21
13
5
MR
Read/Write
MODFDIS
28
20
12
4
DLYBCS
FDIV
27
19
11
3
PCSDEC
26
18
10
2
PCS
PS
25
17
9
1
AT32UC3A
MSTR
24
16
8
0
208

Related parts for AT32UC3A0512-ALTTA