PIC16F688-E/P Microchip Technology, PIC16F688-E/P Datasheet - Page 322

• Manufacturer Part Number: PIC16F688-E/P
• Description: IC MCU PIC FLASH 4KX14 14DIP
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F688-E/P

• Program Memory Type: FLASH
• Program Memory Size: 7KB (4K x 14)
• Package / Case: 14-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: UART/USART
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 12
• Eeprom Size: 256 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 256 B
• Interface Type: SCI/USART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 12
• Number Of Timers: 2
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC162066 - HEADER INTRFC MPLAB ICD2 20PINAC162061 - HEADER INTRFC MPLAB ICD2 20PINDM163029 - BOARD PICDEM FOR MECHATRONICSAC162056 - HEADER INTERFACE ICD2 16F688ACICE0207 - MPLABICE 14P 300 MIL ADAPTER
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PICmicro MID-RANGE MCU FAMILY
17.4.14
17.4.14.1 WCOL Status Flag
DS31017A-page 17-46
Stop Condition Timing
A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop
sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held
low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the
SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts
down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one
T
pin is sampled high while SCL is high the P bit (SSPSTAT<4>) is set. A T
is cleared and the SSPIF bit is set
Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy
by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be
interrupted (notified) when a Stop bit is detected (i.e. bus is free).
If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set
and the contents of the buffer are unchanged (the write doesn’t occur).
Figure 17-31: Stop Condition Receive or Transmit Mode
BRG
SCL
SDA
(baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA
Write to SSPCON2
Falling edge of
9th clock
Note: T
ACK
Set PEN
BRG
= one baud rate generator period.
SDA asserted low before rising edge of clock
to setup stop condition.
Preliminary
T
T
BRG
BRG
(Figure
T
SCL brought high after T
BRG
17-31).
SCL = 1 for T
after SDA sampled high. P bit (SSPSTAT<4>) is set
P
T
BRG
BRG
PEN bit (SSPCON2<2>) is cleared by
hardware and the SSPIF bit is set
, followed by SDA = 1 for T
BRG
1997 Microchip Technology Inc.
BRG
later, the PEN bit
BRG