EP9315-CB Cirrus Logic Inc, EP9315-CB Datasheet - Page 391

• Manufacturer Part Number: EP9315-CB
• Description: IC ARM920T MCU 200MHZ 352-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-CB

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 352-BGA
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No
• Other names: 598-1261

RXDThrshld
DS785UM1
31
15
Address:
Suggested Value:
Chip Reset:
Soft Reset:
Definition:
Bit Descriptions:
30
14
29
13
28
12
0x8001_00E0 - Read/Write
0x0004_0002
0x0000_0000
Unchanged
Receive Descriptor Threshold register. The receive descriptor thresholds are
used to set a limit on the amount of empty space allowed in the MAC’s receive
descriptor FIFO before a bus request will be scheduled. When the number of
empty words in the FIFO exceeds the threshold value, the Descriptor
Processor will schedule a bus request to transfer descriptors. The actual
posting of the bus request may be delayed due to lack of resources in the
MAC, such as a RXDEnq equal to zero. The lower two bits of the thresholds
are always zero.
RSVD:
0:
RDHT:
27
11
RSVD
RSVD
26
10
Copyright 2007 Cirrus Logic
25
9
The hard and soft threshold work in exactly the same
manner except one. The soft threshold will not cause a
bus request to be made if the bus is currently in use, but
only when it is deemed to be idle (no transfers for four
AHB clocks). The hard threshold takes effect immediately
regardless of the state of the bus. This operation allows for
more efficient use of the AHB bus by allowing smaller
transfers to take place when the bus is lightly loaded and
requesting larger transfers only when the bus is more
heavily loaded.
Reserved. Unknown During Read.
Must be written as “0”.
Receive Status Hard Threshold.
24
8
23
7
22
6
21
1/10/100 Mbps Ethernet LAN Controller
5
20
4
RDHT
RDST
19
3
EP93xx User’s Guide
18
2
17
0
1
0
16
9-89
0
0
0
9