MAX11200EEE+T Maxim Integrated, MAX11200EEE+T Datasheet - Page 9

• Manufacturer Part Number: MAX11200EEE+T
• Description: Analog to Digital Converters - ADC 24-Bit Delta-Sigma
• Manufacturer: Maxim Integrated

Specifications of MAX11200EEE+T

• Rohs: yes
• Number Of Channels: 1
• Architecture: Sigma-Delta
• Resolution: 24 bit
• Input Type: Single-Ended
• Interface Type: SPI
• Operating Supply Voltage: 1.7 V to 3.6 V, 2.7 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: QSOP-16
• Maximum Power Dissipation: 667 mW
• Minimum Operating Temperature: - 40 C
• Number Of Converters: 1
• Voltage Reference: 3.6 V

The MAX11200/MAX11210 are ultra-low-power (< 300FA
active), high-resolution, low-speed, serial-output ADCs.
These ADCs provide the highest resolution per unit
power in the industry, and are optimized for applications
that require very high dynamic range with low power
such as sensors on a 4mA to 20mA industrial control
loop. Optional input buffers provide isolation of the signal
inputs from the switched capacitor sampling network,
allowing the devices to be used with very high imped-
ance sources without compromising available dynamic
range. The devices provide a high-accuracy internal
oscillator, which requires no external components. When
used with the specified data rates, the internal digital fil-
ter provides more than 144dB rejection of 50Hz or 60Hz
line noise. The devices are highly configurable using the
SPI interface and include four GPIOs for external mux
control.
The devices accept two analog inputs (AINP, AINN) in
buffered or unbuffered mode. The input buffer isolates
Table 1. Continuous Conversion with SCYCLE Bit = 0
*LINEF bit = 0 sets the clock frequency to 2.4576MHz and the input sampling frequency to 245.76kHz. LINEF bit = 1 sets the
clock frequency to 2.048MHz and the input sampling frequency to 204.8kHz.
Table 2. Single-Cycle Conversion with SCYCLE Bit = 1
*LINEF bit = 0 sets the clock frequency to 2.4576MHz and the input sampling frequency to 245.76kHz. LINEF bit = 1 sets the
clock frequency to 2.048MHz and the input sampling frequency to 204.8kHz.
Maxim Integrated
RATE[2:0]
RATE[2:0]
100
101
110
111
000
001
010
011
100
101
110
111
SINGLE-CYCLE DATA RATE*
LINEF = 0
LINEF = 0
24-Bit, Single-Channel, Ultra-Low-Power,
DATA RATE* (sps)
120
240
480
120
2.5
60
10
15
30
60
1
5
Detailed Description
(sps)
LINEF = 1
LINEF = 1
0.833
2.08
4.17
8.33
12.5
100
200
400
100
50
25
50
Analog Inputs
BIPOLAR NFR
NFR (BITS)
BIPOLAR
(BITS)
Delta-Sigma ADCs with GPIO
20.5
20.0
19.5
19.0
22.3
21.4
20.9
20.5
20.0
19.5
19.0
22
ENOB (BITS)
ENOB (BITS)
BIPOLAR
BIPOLAR
the inputs from the capacitive load presented by the
modulator, allowing for high source-impedance analog
transducers. The value of the SIGBUF bit in the CTRL1
register determines whether the input buffer is enabled
or disabled. See Table 12.
The modulator input range is programmable for bipolar
(-V
bit in the CTRL1 register configures the devices for uni-
polar or bipolar transfer functions. See Table 12.
The devices incorporate a highly stable internal oscillator
that provides the system clock. The system clock runs
the internal state machine and is trimmed to 2.4576MHz
or 2.048MHz. The internal oscillator clock is divided
down to run the digital and analog timing. The LINEF bit
in the CTRL1 register determines the internal oscillator
frequency. See Tables 10 and 12. Set LINEF = 0 to select
the 2.4576MHz oscillator and LINEF = 1 to select the
2.048MHz oscillator. The 2.4576MHz oscillator provides
maximum 60Hz rejection, and the 2.048MHz oscillator
23.2
22.7
22.2
21.7
24.0
24.0
24.0
23.6
23.2
22.7
22.2
21.7
MAX11200/MAX11210
REF
to +V
REF
NFR (BITS)
NFR (BITS)
UNIPOLAR
UNIPOLAR
) or unipolar (0 to V
19.5
19.0
18.5
18.0
21.3
21.0
20.4
19.9
19.5
19.0
18.5
18.0
ENOB (BITS)
ENOB (BITS)
UNIPOLAR
UNIPOLAR
Input Voltage Range
22.2
21.7
21.2
20.7
24.0
23.7
23.1
22.6
22.2
21.7
21.2
20.7
REF
System Clock
) ranges. The U/B
OUTPUT NOISE
OUTPUT NOISE
(µV
(µV
0.74
1.03
1.45
2.21
0.21
0.27
0.39
0.57
0.74
1.03
1.45
2.21
RMS
RMS
)
)
9