MAX11200EEE+T Maxim Integrated, MAX11200EEE+T Datasheet
MAX11200EEE+T
Specifications of MAX11200EEE+T
Related parts for MAX11200EEE+T
MAX11200EEE+T Summary of contents
Page 1
... QSOP package. Sensor Measurement (Temperature and Pressure) Portable Instrumentation Battery Applications Weigh Scales QSPI is a trademark of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corp. µMAX is a registered trademark of Maxim Integrated Products, Inc. RESOLUTION 4-WIRE SPI, 16-PIN QSOP, (BITS) PROGRAMMABLE GAIN 24 MAX11210 20 ...
Page 2
... LINEF = 0, for 1sps to 15sps (Notes AIN buffers disabled = +70NC MIN MAX MIN TYP MAX UNITS 19 Bits 20.9 2.1 FV RMS 0.57 -10 +10 ppmFSR -10 +10 ppmFSR 50 nV/NC -20 +20 ppmFSR ppmFSR/ 0. 100 90 123 90 dB 144 100 144 dB 100 144 GND AVDD Maxim Integrated , ...
Page 3
... Input Low Voltage Input High Voltage Input Hysteresis External Clock LOGIC OUTPUTS (RDY/DOUT, GPIO1–GPIO4) Output Low Level Output High Level Leakage Current Output Capacitance Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO - internal clock, single-cycle mode (SCYCLE = 1), T REFP REFN AVDD = +25NC under normal conditions, unless otherwise noted ...
Page 4
... MIN MAX MIN TYP MAX UNITS 2.7 3.6 V 1.7 3.6 V 235 300 FA 255 0. 185 235 FA 205 0. MHz 200 CNV Maxim Integrated ...
Page 5
... SLEEP CURRENT vs. TEMPERATURE 1.0 0.8 0.6 TOTAL 0.4 DVDD 0.2 AVDD 0 -45 - TEMPERATURE (°C) Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO Typical Operating Characteristics - V = 2.5V; internal clock; T REFP REFN ANALOG ACTIVE CURRENT vs. AVDD VOLTAGE (SIGNAL OR REFERENCE BUFFERS ENABLED) 260 240 T = +85°C A 220 T = +25°C ...
Page 6
... TUE vs. INPUT VOLTAGE 10 VIN(CM -45° +85° -10 0.5 1.0 1.5 2.0 2.5 -2.5 -2.0 -1.5 -1.0 -0.5 0 CMRR vs. FREQUENCY 0 -20 -40 -60 -80 -100 -120 -140 10,000 100,000 1 10 0.5 1.0 1.5 2.0 2.5 INPUT VOLTAGE ( -45° +25° 0.5 1.0 1.5 2.0 2.5 INPUT VOLTAGE (V) 120SPS 10SPS 100 1000 10,000 100,000 FREQUENCY (Hz) Maxim Integrated ...
Page 7
... Single-Channel, Ultra-Low-Power, AVDD DVDD GND AINP AINN REFP REFN *PROGRAMMABLE GAIN ONLY AVAILABLE ON THE MAX11210. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO TIMING DIGITAL FILTER 4 (SINC ) 3RD-ORDER DELTA-SIGMA MODULATOR MAX11200 MAX11210 Functional Diagram CLOCK GENERATOR DIGITAL LOGIC PROGRAMMABLE AND SERIAL- ...
Page 8
... GPIO4 General-Purpose I/O 4. Register controllable using SPI. 8 TOP VIEW + GPIO1 1 16 GPIO2 2 15 GPIO3 3 MAX11200 14 MAX11210 GND 4 13 REFP 5 12 REFN 6 11 AINN 7 10 AINP 8 9 QSOP FUNCTION Pin Configuration GPIO4 CLK SCLK RDY/DOUT DIN CS DVDD AVDD Pin Description Maxim Integrated ...
Page 9
... LINEF bit = 1 sets the clock frequency to 2.048MHz and the input sampling frequency to 204.8kHz. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO the inputs from the capacitive load presented by the modulator, allowing for high source-impedance analog transducers ...
Page 10
... The system full-scale calibration requires 100ms to complete, and the SGC register contains values that correct for the chip full-scale value. See Tables 3a and 3b for an example of a self-calibration sequence and a system-calibration sequence. /4. The range of digital gain correc- REF Maxim Integrated ...
Page 11
... In continuous conversion mode, the output data requires three additional 24-bit cycles to settle from an input step. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO REGISTER SCOC ...
Page 12
... DATA RATE 100.000SPS 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 0 200 400 600 800 1000 1200 1400 1600 1800 FREQUENCY (Hz DIO4 DIO3 DIO2 DIO4 DIO3 DIO2 2000 2000 B0 DIO1 1 B0 DIO1 0 Maxim Integrated ...
Page 13
... VALUE 1 24-BIT OUTPUT DATA CYCLE MSB Figure 4. MAX11210 Digital Programmable Gain Example (1sps Output Rate) Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO This selects all GPIO as outputs, as well as setting all logic signals to 0 except the selected channel AIN1. To select channel AIN3 next best to set all switches to a high-impedance state first (see Table 4b) ...
Page 14
... CP DOT RS3 RS2 RS1 RS0 W CSH1 CSW t CSS1 8 RATE2 RATE1 RATE0 t DOD DOH t DO1 HIGH-Z t CSW t CSH1 t CSS1 DOD HIGH-Z t DOD t CSS1 HIGH-Z D0 Maxim Integrated ...
Page 15
... B7 B6 BIT NAME START = 1 MODE = 1 Note: The START bit is used to synchronize the data from the host device. The START bit is always 1. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO Command Byte or two’s complement), and single-cycle or continuous conversion mode. See Table 12. ...
Page 16
... REGISTER SIZE (BITS) 0x00 0x02 0x0F 0x1E 0x000000 0x000000 0x000000 0x000000 0x000000 RATE1 RATE0 Maxim Integrated ...
Page 17
... R/W SGC 0x6 R/W SCOC 0x7 R/W SCGC 0x8 R/W *These DGAIN_ bits set the digital gain for the MAX11210. These bits are don’t-care bits for the MAX11200. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO SYSOR RATE2 RATE1 LINEF EXTCLK U/B DIR4 ...
Page 18
... RDY bit remains 1; if the DATA is read before another conversion is initiated, the RDY bit resets the DATA for the previous conversion is read during a following conversion, the RDY bit is reset immediately after the DATA read operation has completed RATE2 RATE1 RATE0 STAT1: Status Register MSTAT Maxim Integrated B0 RDY 0 ...
Page 19
... RDY/DOUT from must be used to synchronize the DATA register read back. If the RDY/DOUT output is not used to synchronize the DATA read back, a timing hazard exists where the DATA register is updated internally after a conversion has completed simultaneously with the DATA register being read out, causing an incorrect read of DATA. Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO ...
Page 20
... DGAIN1* DGAIN0* NOSYSG (bipolar). As the gain in increased by 2x, the input range is reduced CTRL2: Control 2 Register DIO4 DIO3 DIO2 CTRL3: Control 3 Register NOSYSO NOSCG NOSCO Maxim Integrated B0 DIO1 1 B0 RESERVED 0 /gain REF ...
Page 21
... INPUT VOLTAGE AINP AINN ≥ V REF V × 1 − REF REF 24 2 − Maxim Integrated Delta-Sigma ADCs with GPIO ). REF = 0V), and the positive full scale is 0x7FFFFF (V AINN D22 D21 D20 D14 D13 D12 ...
Page 22
... B21 B20 B13 B12 TWO’S COMPLEMENT FORMAT 0x7FFFFF 0x7FFFFE 0x000001 0x000000 0xFFFFFF 0x800001 0x800000 SOC: System Offset Calibration Register B19 B18 B17 B11 B10 B16 Maxim Integrated ...
Page 23
... The self-calibration offset value is also applied prior to the 2x scale factor associated with unipolar mode. Table 19. SCOC Register (Read/Write) BIT B23 DEFAULT 0 BIT B15 DEFAULT 0 BIT B7 DEFAULT 0 Maxim Integrated Delta-Sigma ADCs with GPIO B22 B21 B20 B14 B13 B12 ...
Page 24
... SCGC: Self-Calibration Gain Register B19 B18 B17 B11 B10 CONTINUOUS DATA RATE (sps) — — — — 60 120 240 480 CONTINUOUS DATA RATE (sps) — — — — 50 100 200 400 Maxim Integrated B16 ...
Page 25
... Figure 8. RTD Temperature Measurement Circuit AVDD REFP REFN AINP AINN Figure 9. Resistive Bridge Measurement Circuit Maxim Integrated MAX11200/MAX11210 Delta-Sigma ADCs with GPIO See Figure 8 for the RTD temperature measurement circuit and Figure 9 for a resistive bridge measurement circuit. Magnetic force restoration (MFR) force-measuring (typi- ...
Page 26
... RoHS status. PACKAGE TYPE 16 QSOP 26 PHOTODIODE BEAM TEMPERATURE SENSOR MAGNET PACKAGE CODE E16+4 GATE ARRAY P/D PART CURRENT DRIVE PART WEIGHT ADC TEMPERATURE ADC OUTPUT RESISTANCE Package Information OUTLINE NO. LAND PATTERN NO. 21-0055 CPU 2 E PROM KEYBOARD DISPLAY RS-232C 90-0167 Maxim Integrated ...
Page 27
... Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed ...