ep610i-15 Altera Corporation, ep610i-15 Datasheet - Page 24

• Manufacturer Part Number: ep610i-15
• Description: Epld Family
• Manufacturer: Altera Corporation

Classic EPLD Family Data Sheet
768
General
Description
Figure 12. EP910 Block Diagram
Numbers without parentheses are for DIP packages. Numbers in parentheses are for J-lead packages.
17
18
19
2
3
4
1
(19)
(20)
(21)
(3)
(4)
(5)
(2)
10
11
12
13
14
15
16
5
6
7
8
9
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
CLK1
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(18)
(6)
(7)
(8)
(9)
Altera EP910 devices can implement up to 450 usable gates of SSI and MSI
logic functions. EP910 devices have 24 macrocells, 12 dedicated input
pins, 24 I/O pins, and 2 global clock pins (see
can access signals from the global bus, which consists of the true and
complement forms of the dedicated inputs and the true and complement
forms of either the output of the macrocell or the I/O input. The CLK1 and
CLK2 signals are the dedicated clock inputs for the registers in macrocells
13 through 24 and 1 through 12, respectively.
Macrocell 13
Macrocell 14
Macrocell 15
Macrocell 16
Macrocell 17
Macrocell 18
Macrocell 19
Macrocell 20
Macrocell 21
Macrocell 22
Macrocell 23
Macrocell 24
Global
Bus
Macrocell 1
Macrocell 2
Macrocell 3
Macrocell 4
Macrocell 5
Macrocell 6
Macrocell 7
Macrocell 8
Macrocell 9
Macrocell 10
Macrocell 11
Macrocell 12
Figure
12). Each macrocell
Altera Corporation
INPUT
INPUT
INPUT
CLK2
(40)
(38)
(37)
(36)
(35)
(34)
(33)
(32)
(31)
(30)
(29)
(28)
INPUT
INPUT
INPUT
(43)
(42)
(41)
(24)
36
35
34
33
32
31
30
29
28
27
26
25
(27)
(26)
(25)
39
38
37
21
24
23
22