tmp89fm42a TOSHIBA Semiconductor CORPORATION, tmp89fm42a Datasheet - Page 351

no-image

tmp89fm42a

Manufacturer Part Number
tmp89fm42a
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42aUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
21.5
Access to the Flash Memory Area
RA006
sSectorErase:
; Sector erase process (step 7)
; Write process (step 13)
sByteProgram:
; End process
sRAMopEnd:
sLOOP1:
; Address conversion process (steps 6 and 12)
sAddConv:
sAddConvEnd:
; Interrupt subroutine
NOP
NOP
LD
CALL
LD
LD
LD
LD
LD
LD
J
CALL
LD
LD
LD
LD
NOP
NOP
NOP
LD
CMP
J
LD
LD
RET
LD
SWAP
AND
SWAP
AND
OR
XOR
SHRC
OR
LD
LD
LD
TEST
J
OR
LD
RET
(SYSCR2),0x10
sAddConv - sRAMprogStart + cRAMStartAdd
(HL),E
(DE),L
(HL),0x80
(HL),E
(DE),L
(IX),0x30
sRAMopEnd
sAddConv - sRAMprogStart + cRAMStartAdd
(HL),E
(DE),L
(HL),0xA0
(IX),B
A,(IX)
A,(IX)
NZ,sLOOP1
(FLSCR1),0x40
(FLSCR2),0xD5
WA,IX
C
C,0x10
W
W,0x08
C,W
C,0x08
C
C,0xA0
(FLSCR1),C
(FLSCR2),0xD5
WA,IX
C.3
Z,sAddConvEnd
W,0x80
IX,WA
Page 332
; Generate system clock reset
; Address conversion process
; 1st Bus Write Cycle (note 1)
; 2nd Bus Write Cycle (note 1)
; 3rd Bus Write Cycle (note 1)
; 4th Bus Write Cycle (note 1)
; 5th Bus Write Cycle (note 1)
; 6th Bus Write Cycle (note 1)
; Address conversion process
; 1st Bus Write Cycle (note 1)
; 2nd Bus Write Cycle (note 1)
; 3rd Bus Write Cycle (Note 1)
; 4th Bus Write Cycle (note 1)
; (note 2)
; (note 2)
; (note 2)
; (steps 8,14)
; Loop until the read values become the same
; Disable the execution of command sequence
; (steps 9 and 15)
; Reflect the FLSCR1 setting
; Return to flash memory
; Enable the execution of command sequence. Make the
; FAREA setting.
; Reflect the FLSCR1 setting
TMP89FM42A

Related parts for tmp89fm42a