tmp89fm42a TOSHIBA Semiconductor CORPORATION, tmp89fm42a Datasheet - Page 206

• Manufacturer Part Number: tmp89fm42a
• Description: 8 Bit Microcontroller
• Manufacturer: TOSHIBA Semiconductor CORPORATION

RA005
14.4
14.4.1
they are cascaded.
width modulation output (PWM) mode and the 8-bit programmable pulse generated output (PPG) mode.
PWM mode and the 16-bit PPG mode.
14.4.1.1
14.4.1.2
14.4.1.3
Timer counters TC00 and TC01 have 8-bit modes in which they are used independently and 16-bit modes in which
The 8-bit modes include four operation modes; the 8-bit timer mode, the 8-bit event counter mode, the 8-bit pulse
The 16-bit modes include four operation modes; the 16-bit timer mode, the 16-bit event counter mode, the 12-bit
Functions
regularly at specified times. The operation of TC00 is described below, and the same applies to the operation of
TC01. (Replace TC00- by TC01-).
In the 8-bit timer mode, the up-counter counts up using the internal clock, and interrupts can be generated
8-bit timer mode
"0" and T00MOD<EIN0> to "0". Select the source clock at T00MOD<TCK0>. Set the count value to be used
for the match detection as an 8-bit value at the timer register T00REG.
becomes invalid. Be sure to complete the required mode settings before starting the timer.
source clock. When a match between the up counter value and the T00REG set value is detected, an INTTC00
interrupt request is generated and the up counter is cleared to "0x00". After being cleared, the up counter
restarts counting. Setting T001CR<T00RUN> to "0" during the timer operation makes the up counter stop
counting and be cleared to "0x00".
by setting T00MOD<DBE0> to "0" or enabled by setting T00MOD<DBE0> to "1".
TC00 is put into the 8-bit timer mode by setting T00MOD<TCM0> to "00" or "01", T001CR<TCAS> to
Set T00MOD<DBE0> to "1" to use the double buffer.
Setting T001CR<T00RUN> to "1" starts the operation. After the timer is started, writing to T00MOD
Setting T001CR<T00RUN> to "1" allows the 8-bit up counter to increment based on the selected internal
The double buffer can be used for T00REG by setting T00MOD<DBE0>. The double buffer is disabled
Setting
Operation
Double buffer
・ When the double buffer is enabled
・ When the double buffer is disabled
initially stored in the double buffer, and T00REG is not immediately updated. T00REG compares
the previous set value with the up counter value. When the values match, an INTTC00 interrupt
request is generated and the double buffer set value is stored in T00REG. Subsequently, the match
detection is executed using a new set value.
immediately stored in both the double buffer and T00REG.
immediately stored in T00REG. Subsequently, the match detection is executed using a new set
value.
using a new set value after the up counter overflows. Therefore, the interrupt request interval may
When a write instruction is executed on T00REG during the timer operation, the set value is
When a write instruction is executed on T00REG while the timer is stopped, the set value is
When a write instruction is executed on T00REG during the timer operation, the set value is
If the value set to T00REG is smaller than the up counter value, the match detection is executed
Page 187
TMP89FM42A