mc68hc908gr8vp Freescale Semiconductor, Inc, mc68hc908gr8vp Datasheet - Page 133

• Manufacturer Part Number: mc68hc908gr8vp
• Description: M68hc08 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

The monitor code has been updated from previous versions to allow enabling the PLL to generate the
internal clock, provided the reset vector is blank, when the device is being clocked by a low-frequency
crystal. This addition, which is enabled when IRQ is held low out of rest, is intended to support serial
communication/ programming at 9600 baud in monitor mode by stepping up the external frequency
(assumed to be 32.768 kHz) by a fixed amount to generate the desired internal frequency (2.4576 MHz).
Since this feature is enabled only when IRQ is held low out of reset, it cannot be used when the reset
vector is not blank because entry into monitor mode in this case requires V
15.3.1 Entering Monitor Mode
Table 15-1
may be entered after a power-on reset (POR) and will allow communication at 9600 baud provided one
of the following sets of conditions is met:
If entering monitor mode with V
the CGMXCLK frequency and the OSC1 input directly generates internal bus clocks. In this case, the
OSC1 signal must have a 50% duty cycle at maximum bus frequency.
If entering monitor mode without high voltage applied on IRQ (condition set 2 or 3, where applied voltage
is either V
circuit requirements when performing in-circuit programming.
The COP module is disabled in monitor mode based on these conditions:
The second condition states that as long as V
mode, or if V
to IRQ), then the COP will be disabled. In the latter situation, after V
can be removed from the IRQ pin in the interest of freeing the IRQ for normal functionality in monitor
mode.
Freescale Semiconductor
1. If $FFFE and $FFFF contain values not cared:
2. If $FFFE and $FFFF contain $FF, blank state:
3. If $FFFE and $FFFF contain $FF, blank state:
•
•
–
–
–
–
–
–
If monitor mode was entered as a result of the reset vector being blank (condition set 2 or 3), the
COP is always disabled regardless of the state of IRQ or RST.
If monitor mode was entered with V
as V
DD
The external clock is 9.8304 MHz
IRQ = V
The external clock is 9.8304 MHz
IRQ = V
The external clock is 32.768 kHz (crystal)
IRQ = V
frequency of 2.4576 MHz)
TST
shows the pin conditions for entering monitor mode. As specified in the table, monitor mode
TST
or V
If the reset vector is blank and monitor mode is entered, the chip will see an
additional reset cycle after the initial POR reset. Once the part has been
programmed, the traditional method of applying a voltage, V
must be used to enter monitor mode.
is applied to either IRQ or RST.
is applied to RST after the initial reset to get into monitor mode (when V
SS
TST
DD
SS
), then all port B pin requirements and conditions, are not in effect. This is to reduce
(this setting initiates the PLL to boost the external 32.768 kHz to an internal bus
(this can be implemented through the internal IRQ pullup; PLL off)
(PLL off)
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
TST
applied on IRQ (condition set 1), the CGMOUT frequency is equal to
TST
on IRQ (condition set 1), then the COP is disabled as long
TST
NOTE
is maintained on the IRQ pin after entering monitor
TST
is applied to the RST pin, V
TST
TST
, to IRQ
on IRQ.
Functional Description
TST
was applied
TST
133