nsc800 National Semiconductor Corporation, nsc800 Datasheet - Page 44
![no-image](/images/no-image-200.jpg)
nsc800
Manufacturer Part Number
nsc800
Description
Nsc800tm High-performance Low-power Cmos Microprocessor
Manufacturer
National Semiconductor Corporation
Datasheet
1.NSC800.pdf
(76 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
nsc800D-35/883QS 8301302QA
Manufacturer:
a
Quantity:
1
12 7 16-Bit Arithmetic
DEC
Decrement the contents of the 16-bit register rr
rr
Timing
Addressing Mode
Timing
Addressing Mode
12 8 Bit Set Reset and Test
REGISTER
SET
Bit b in register r is set
R
Timing
Addressing Mode
RES
Bit b in register r is reset
r
Timing
Addressing Mode
BIT
Bit b in register r is tested with the result put in the Z flag
Z
b
7
1
0
7
0
7
1
1
7
1
1
b
6
1
0
6
0
6
1
1
6
1
0
rr
0
r
b
1
b r
N
5
b r
b
5
0
b r
5
0
rr
5
1
X
rp
1
4
4
0
b
4
0
b
4
1
0
3
1
3
1
3
1
3
1
1
2
0
2
0
2
0
2
1
0
P V Undefined
1
1
1
1
1
1
1
0
1
r
r
H Set
N Reset
C N A
S Undefined
Z Inverse of tested bit
0
1
No flags affected
M cycles
T states
Register
M cycles
T states
Register
No flags affected
M cycles
T states
Bit Register
No flags affected
M cycles
T states
Bit Register
0
1
1
0
1
0
1
DEC BC
DEC DE
DEC HL
DEC SP
DEC IX (for N
DEC IY (for N
(Continued)
6
10 (4 6)
8 (4 4)
8 (4 4)
1
2
2
2
X
X
e
e
0)
1)
44
Timing
Addressing Mode
MEMORY
SET
Bit b in memory location m
m
Timing
Addressing Mode
Timing
Addressing Mode
RES
Bit b in memory location m
m
Timing
Addressing Mode
Timing
Addressing Mode
7 6
1 1 N
1 1
1 1
7 6
1 1 N
1 1
1 0
7
1
1
7
1
0
7
1
1
1b
1b
6
1
6
1
1
1
6
1
0
b m
5
0
5
0
5
0
5
0
b m
1
0
X
X
5
0
4
0
b
4
0
b
4 3 2 1 0
1 1 1 0 1
0 1 0 1 1
b
4 3 2 1 0
1 1 1 0 1
0 1 0 1 1
b
1
1
4
0
b
d
d
3
1
3
1
3
1
1 1 0
1 1 0
2
0
1
2
0
2
0
1
1
1
1
1
1
r
1
1
1
1
1
0
1
0
M cycles
T states
Bit Register
No flags affected
M cycles
T states
Bit Register Indirect
M cycles
T states
Bit Indexed
No flags affected
M cycles
T states
Bit Register Indirect
M cycles
T states
Bit Indexed
0
1
is set
is reset
0
1
0
RES b (IX
RES b (IY
SET b (IX
SET b (IY
SET b (HL)
RES b (HL)
8 (4 4)
15 (4 4 4 3)
23 (4 4 3 5 4 3)
15 (4 4 4 3)
23 (4 4 3 5 4 3)
2
4
6
4
6
a
a
a
a
d) (for N
d) (for N
d) (for N
d) (for N
X
X
X
X
e
e
e
e
0)
1)
0)
1)