ICS1893Y-10LF IDT, Integrated Device Technology Inc, ICS1893Y-10LF Datasheet - Page 99

• Manufacturer Part Number: ICS1893Y-10LF
• Description: PHYCEIVER LOW PWR 3.3V 64-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: PHYceiver™r
• Type: PHY Transceiverr

Specifications of ICS1893Y-10LF

• Protocol: MII
• Voltage - Supply: 3.14 V ~ 3.47 V
• Mounting Type: Surface Mount
• Package / Case: 64-TQFP, 64-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Drivers/receivers: -
• Other names: 1893Y-10LF; 800-1935-5; ICS1893Y-10LF

7.13.8 Link Loss Inhibit (bit 18.1)
7.13.9 Squelch Inhibit (bit 18.0)
ICS1893Y-10 Rev F 1/20/04
The Link Loss Inhibit bit allows an STA to prevent the ICS1893Y-10 from dropping the link in 10Base-T
mode. When an STA sets this bit to logic:
•
•
The Squelch Inhibit bit allows an STA to control the ICS1893Y-10 Squelch Detection in 10Base-T mode.
When an STA sets this bit to logic:
•
•
Zero, the state machine behaves normally and the link status is based on the signaling detected Twisted-
Pair Receiver inputs.
One, the ICS1893Y-10 10Base-T Link Integrity Test state machine is forced into the ‘Link Passed’ state
regardless of the Twisted-Pair Receiver input conditions.
One, before the ICS1893Y-10 can establish a valid link, the ICS1893Y-10 must receive valid 10Base-T
data.
Zero, before the ICS1893Y-10 can establish a valid link, the ICS1893Y-10 must receive both valid
10Base-T data followed by an IDL.
ICS1893Y-10 - Release
Copyright © 2004, Integrated Circuit Systems, Inc.
All rights reserved.
99
Chapter 7 Management Register Set
January, 2004