ZL50120GAG2 Zarlink, ZL50120GAG2 Datasheet - Page 49

no-image

ZL50120GAG2

Manufacturer Part Number
ZL50120GAG2
Description
CESoP Processors 324-Pin BGA Tray
Manufacturer
Zarlink
Datasheet

Specifications of ZL50120GAG2

Package
324BGA
Maximum Data Rate
64 Kbps
Transmission Media Type
Copper Cables|Wireless
Power Supply Type
Digital
Typical Supply Current
1.3(Max)|120(Max)|950(Max) mA
Typical Operating Supply Voltage
1.8|3.3 V
Minimum Operating Supply Voltage
1.65|3 V
Maximum Operating Supply Voltage
1.95|3.6 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL50120GAG2
Manufacturer:
st
Quantity:
7
Note: The ZL5011x does not support the transmission or reception of jumbo packets, or packet sizes larger than
1522 bytes.
6.1
A diagram of the ZL5011x device is given in Figure 15, which shows the major data flows between functional
components.
6.2
There are numerous combinations that can be implemented to pass data through the ZL5011x device depending
on the application requirements. The Task Manager can be considered the central pivot, through which all flows
must operate. The Task Manager acts as a “router” in the centre of the chip, directing packets to the appropriate
blocks for further processing. The task message contains a pointer to the relevant data, instructions as to what to
do with the data, and ancillary information about the packet. Effectively this means the flow of data through the
device can be programmed, by setting the task message contents appropriately.
Block Diagram
Data and Control Flows
Data Flows
Control Flows
Recovery
Interface
Figure 15 - ZL50115/16/17/18/19/20 Data and Control Flows
Clock
TDM
Flow Number
1
2
3
4
5
6
7
8
9
Formatter
Assembly
Payload
Control
Table 19 - Standard Device Flows
TDM
DMA
ZL50115/16/17/18/19/20
Motorola PowerQUICC
Zarlink Semiconductor Inc.
Memory Management Unit
On-chip RAM Controller
Manager
Protocol
Central
Engine
Task
49
TDM to (TM) to PE to (TM) to CPU
Host Interface
TDM to (TM) to PE to (TM) to PKT
PKT to (TM) to PE to (TM) to TDM
TM
Flow Through Device
Compatible
TDM to (TM) to CPU
CPU to (TM) to TDM
TDM to (TM) to PKT
PKT to (TM) to TDM
PKT to (TM) to CPU
CPU to (TM) to PKT
Transmit
Receive
Packet
Packet
JTAG Interface
JTAG Test
Controller
Interface
Admin.
Packet
MAC
Dual
Data Sheet

Related parts for ZL50120GAG2