PIC18F85K22-I/PT Microchip Technology, PIC18F85K22-I/PT Datasheet - Page 217

no-image

PIC18F85K22-I/PT

Manufacturer Part Number
PIC18F85K22-I/PT
Description
IC, 8BIT MCU, PIC18F, 64MHZ, TQFP-80
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr
Datasheet

Specifications of PIC18F85K22-I/PT

Controller Family/series
PIC18
No. Of I/o's
69
Eeprom Memory Size
1KB
Ram Memory Size
2KB
Cpu Speed
64MHz
No. Of Timers
8
Core Size
8 Bit
Program Memory Size
32KB
Core Processor
PIC
Speed
64MHz
Connectivity
EBI/EMI, I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
69
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F85K22-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F85K22-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F85K22-I/PTRSL
Manufacturer:
Microchip Technology
Quantity:
10 000
16.5
Timer3/5/7 can be configured to count freely or the count
can be enabled and disabled using the Timer3/5/7 gate
circuitry. This is also referred to as the Timer3/5/7 gate
count enable.
The Timer3/5/7 gate can also be driven by multiple
selectable sources.
16.5.1
The Timerx Gate Enable mode is enabled by setting
the TMRxGE bit (TxGCON<7>). The polarity of the
Timerx Gate Enable mode is configured using the
TxGPOL bit (TxGCON<6>).
FIGURE 16-2:
 2009-2011 Microchip Technology Inc.
Timer3/5/7
TMRxGE
TxGPOL
Timer3/5/7 Gates
TxGVAL
TxG_IN
TxCKI
TIMER3/5/7 GATE COUNT ENABLE
TIMER3/5/7 GATE COUNT ENABLE MODE
N
N + 1
PIC18F87K22 FAMILY
When Timerx Gate Enable mode is enabled, Timer3/5/7
will increment on the rising edge of the Timer3/5/7 clock
source. When Timerx Gate Enable mode is disabled, no
incrementing will occur and Timer3/5/7 will hold the
current count. See
TABLE 16-1:
† The clock on which TMR3/5/7 is running. For
TxCLK
more information, see TxCLK in
(†)
N + 2
(TxGCON<6>)
TxGPOL
TIMER3/5/7 GATE ENABLE
SELECTIONS
0
0
1
1
Figure 16-2
TxG Pin
N + 3
for timing details.
0
1
0
1
DS39960D-page 217
Figure
Counts
Holds Count
Holds Count
Counts
N + 4
Operation
Timerx
16-1.

Related parts for PIC18F85K22-I/PT