HSP50216KIZ Intersil, HSP50216KIZ Datasheet - Page 13

• Manufacturer Part Number: HSP50216KIZ
• Description: IC DOWNCONVERTER DGTL 4CH 196BGA
• Manufacturer: Intersil

Specifications of HSP50216KIZ

• Function: Downconverter
• Rf Type: W-CDMA
• Package / Case: 196-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

(approximately the spacing for a 16KSPS output sample rate
when using 65MSPS clock) using IWA = *00Ah bits 11:0.
The number and order of the filtering in the filter chain is defined
by a FIR control program. The FIR control program is a
sequence of up to 32 instruction words. Each instruction word
can be a filter or program flow instruction. The filter instruction
defines a FIR in the chain, specifying the type of FIR, number of
taps, decimation, memory allocation, etc. For program flow, a
wait for input sample(s) instruction, a loop counter load, and
several jumps (conditional and unconditional) are provided. The
HSP50216 evaluation board includes software for automatically
generating FIR control programs for most filter requirements.
Examples of programs FIR control programs are given below.
The simplest filter program computes a single filter. It has
three instructions (see Sample Filter #1 Program Instructions
below):
The parameters of the FIR (including type, number of taps,
decimation and memory usage) are specified in the bit fields
of the step 1 instruction word. To change the filtering the only
other change needed is the number of samples in the wait
threshold register (IWA = *00C, bits 9:0). The filter in this
example requires 52 clock cycles to compute, allocated as
follows:
Using a 65MSPS clock, the output sample rate could be as
high as 65MSPS/52 clocks = 1.25MSPS. The input sample
CYCLES
CLOCK
STEP
48
52
SAMPLE FILTER #1 CLOCK CYCLES CALCULATION
0
1
2
2
2
Wait for enough input samples
(equal to the decimation factor)
FIR
Type = even symmetric
95 taps
Decimate by 2
Compute one output
Decrement wait counter
Memory block size 128
Memory block start at 64,
Coefficient block start at 64
Step size 1
Output to AGC
Jump, Unconditional, to step 0
Clocks for FIR computation (two taps/clock due to
symmetry)
Clocks for writing the input data into the data RAMs
(Decimate by 2 requires 2 inputs per output)
Clocks for the program flow instructions (wait and
jump)
Total
SAMPLE FILTER #1 PROGRAM
FUNCTION PERFORMED
13
INSTRUCTION
HSP50216
rate to the FIR from the CIC filter would be 2.5MSPS. The
impulse response length would be 38 μsec (95 taps at
0.4μs/tap).
Each additional filter added to the signal processing chain
requires one instruction step. As an example of this, a typical
filter chain might consist of two decimate-by-2 halfband
filters being followed by a shaping filter with the final filter
being a resampling filter. The program for this case might be
(see Sample Filter Program #2 Program Instructions below):
STEP
0
1
2
3
4
5
Wait for enough input samples (usually equal to the
total decimation -- 8 in this case)
FIR
Type = even symmetry
15 taps
Halfband
Decimate by 2
Compute four outputs
Memory block size 32
Memory block start at 0
Coefficient block start at 13
Output to step 2
Decrement wait count
FIR
Type = even symmetry
23 taps
Halfband
Decimate by 2
Compute two outputs
Memory block size 32
Memory block start at 32
Coefficient block start at 24
Output to step 3
FIR
Type = even symmetry
95 taps
Decimate by 2
Compute one output
Memory block size 128
Memory block start at 64
Coefficient block start at 64
Step size 1
Output to step 4
FIR
Type = resampler
Increment NCO
6 taps
Compute one output
Memory block size 8
Memory block starts at 192
Coefficient block start at 512
Step size 32
Output to AGC
Jump, Unconditional, to 0
SAMPLE FILTER #2 PROGRAM
INSTRUCTION
August 17, 2007
FN4557.6