DK-DEV-3SL150N Altera, DK-DEV-3SL150N Datasheet - Page 324

KIT DEVELOPMENT STRATIX III

DK-DEV-3SL150N

Manufacturer Part Number
DK-DEV-3SL150N
Description
KIT DEVELOPMENT STRATIX III
Manufacturer
Altera
Series
Stratix® IIIr
Type
FPGAr

Specifications of DK-DEV-3SL150N

Contents
Development Platform, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP3S
Silicon Family Name
Stratix III
Kit Contents
Development Board, Cable And Accessories
Rohs Compliant
Yes
For Use With/related Products
EP3SL150F152
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2568

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DK-DEV-3SL150N
Manufacturer:
Altera
Quantity:
135
Part Number:
DK-DEV-3SL150N
Manufacturer:
ALTERA
0
Part Number:
DK-DEV-3SL150N-0D
Manufacturer:
ALTERA
0
1–324
Table 1–196. EP3SE260 Column Pin Global Clock Timing Specifications
Table 1–197. EP3SE260 Row Pin Global Clock Timing Specifications
Table 1–198. EP3SE260 Column Pin Regional Clock Timing Specifications
Table 1–199. EP3SE260 Row Pin Regional Clock Timing Specifications
Stratix III Device Handbook, Volume 2
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Parameter
Parameter
Parameter
Parameter
CIN
COUT
PLLCIN
PLLCOUT
CIN
COUT
PLLCIN
PLLCOUT
CIN
COUT
PLLCIN
PLLCOUT
CIN
COUT
PLLCIN
PLLCOUT
Industrial
Industrial
Industrial
Industrial
2.237
2.237
0.040
0.040
2.171
2.089
0.091
0.009
1.930
1.930
0.061
0.061
1.903
1.821
0.088
0.006
Fast Model
Fast Model
Fast Model
Fast Model
EP3SE260 Clock Timing Parameters
Table 1–196
devices.
Table 1–198
devices.
Commercial
Commercial
Commercial
Commercial
2.237
2.237
0.040
0.040
2.374
2.283
0.172
0.081
2.003
2.003
0.066
0.066
2.065
1.974
0.199
0.108
and
and
Table 1–197
Table 1–199
-0.199 -0.211 -0.135
-0.199 -0.211 -0.135
-0.087 -0.116 -0.085
-0.239 -0.279 -0.266
-0.172 -0.191 -0.109
-0.172 -0.191 -0.109
-0.056 -0.091 -0.081
-0.208 -0.254 -0.262
3.302
3.302
3.458
3.306
2.983
2.983
3.000
2.848
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
C2
C2
C2
C2
CCL
CCL
CCL
CCL
=
=
=
=
3.416
3.416
3.526
3.366
2.955
2.955
3.070
2.910
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
C3
C3
C3
C3
CCL
CCL
CCL
CCL
list the global clock timing parameters for EP3SE260
list the regional clock timing parameters for EP3SE260
=
=
=
=
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
3.837
3.837
3.868
3.687
3.531
3.531
3.388
3.207
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
C4
C4
C4
C4
CCL
CCL
CCL
CCL
=
=
=
=
-0.127
-0.127
-0.031
-0.202
-0.091
-0.091
-0.009
-0.180
3.683
3.683
3.768
3.597
3.209
3.209
3.294
3.123
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
CCL
CCL
CCL
CCL
=
=
=
=
C4L
C4L
C4L
C4L
-0.071
-0.230
-0.049
-0.208
4.331
4.331
4.184
4.025
3.736
3.736
3.593
3.434
0.074
0.074
0.102
0.102
0.9 V
0.9 V
0.9 V
0.9 V
V
V
V
V
CCL
CCL
CCL
CCL
=
=
=
=
-0.211
-0.211
-0.077
-0.247
-0.191
-0.191
-0.078
-0.248
3.416
3.416
3.564
3.396
2.955
2.955
3.103
2.935
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
I3
CCL
I3
CCL
I3
CCL
I3
CCL
=
=
=
=
© July 2010 Altera Corporation
3.837
3.837
0.296
0.296
3.943
3.754
0.399
0.210
3.531
3.531
0.302
0.302
3.457
3.268
0.379
0.190
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
I4
CCL
I4
CCL
I4
CCL
I4
CCL
=
=
=
=
-0.127
-0.127
-0.031 -0.071
-0.202 -0.230
-0.091
-0.091
-0.009 -0.049
-0.180 -0.208
3.683
3.683
3.768
3.597
3.209
3.209
3.294
3.123
1.1 V
1.1 V
1.1 V
1.1 V
V
V
V
V
CCL
CCL
CCL
CCL
=
=
=
=
I4L
I4L
I4L
I4L
I/O Timing
4.331
4.331
0.074
0.074
4.184
4.025
3.736
3.736
0.102
0.102
3.593
3.434
0.9 V
0.9 V
0.9 V
0.9 V
V
V
V
V
CCL
CCL
CCL
CCL
=
=
=
=
Units
Units
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for DK-DEV-3SL150N