ADM1026JSTZ-REEL ON Semiconductor, ADM1026JSTZ-REEL Datasheet - Page 31
![IC CNTRL SYS REF/EEPROM 48-LQFP](/photos/7/49/74961/adm1026jstz_sml.jpg)
ADM1026JSTZ-REEL
Manufacturer Part Number
ADM1026JSTZ-REEL
Description
IC CNTRL SYS REF/EEPROM 48-LQFP
Manufacturer
ON Semiconductor
Datasheet
1.ADM1026JSTZ-R7.pdf
(55 pages)
Specifications of ADM1026JSTZ-REEL
Function
Hardware Monitor
Topology
ADC, Comparator, Multiplexer, Register Bank
Sensor Type
External & Internal
Sensing Temperature
0°C ~ 100°C, External Sensor
Output Type
SMBus™
Output Alarm
No
Output Fan
Yes
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
0°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
48-LFQFP
Full Temp Accuracy
+/- 3 C
Digital Output - Bus Interface
Serial (2-Wire)
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADM1026JSTZ-REEL
Manufacturer:
AD
Quantity:
6 906
Company:
Part Number:
ADM1026JSTZ-REEL
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
ADM1026JSTZ-REEL
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
ADM1026JSTZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
together. The example in Figure 60 assumes that the current
sink capability of the circuit driving the inputs is
considerably higher than the source capability, so the inputs
are low if either is low, but high only if both are high.
because GPIO12 and GPIO11 are shorted, they both go high
together, causing a missing pulse in the output pattern.
Using the ADM1026
power−on reset on all its registers (not EEPROM), which
sets them to default conditions as shown in Table 9. In
particular, note that all GPIO pins are configured as inputs
to avoid possible conflicts with circuits trying to drive these
pins.
writing a 1 to Bit 7 of Configuration Register 1, which sets
some registers to their default power−on conditions. This bit
should be cleared by writing a 0 to it.
user’s specific requirements. This consists of:
•
•
Figure 59. NAND Tree Test with One Input Stuck High
NTESTOUT
Figure 60. NAND Tree Test with Two Inputs Shorted
NTESTOUT
A similar effect occurs if two adjacent inputs are shorted
When GPIO12 goes high the output should go high. But
When power is first applied, the ADM1026 performs a
The ADM1026 can also be initialized at any time by
After power−on, the ADM1026 must be configured to the
Writing values to the limit registers.
Configuring Pins 3 to 6, and 9 to 12 as fan inputs or
GPIO, using Configuration Register 2 (Address 01h).
GPIO16
GPIO15
GPIO14
GPIO13
GPIO12
GPIO11
GPIO10
GPIO16
GPIO15
GPIO14
GPIO13
GPIO12
GPIO10
GPIO11
GPIO9
GPIO8
GPIO9
GPIO8
FAN0
FAN1
FAN0
FAN1
http://onsemi.com
31
•
•
•
•
Starting Conversion
fan speeds) in the ADM1026 is started by writing to
Configuration Register 1 and setting Start (Bit 0) high. The
INT_Enable (Bit 1) should be set to 1, and INT Clear (Bit 2)
set to 0 to enable interrupts. The THERM enable bit (Bit 4)
should be set to 1 to enable temperature interrupts at the
THERM pin. Apart from initially starting together, the
analog measurements and fan speed measurements proceed
independently, and are not synchronized in any way.
Table 6. Configuration Register 1
Table 7. Configuration Register 3
3–5
6, 7
The monitoring function (analog inputs, temperature, and
Bit
Bit
Setting the fan divisors using the fan divisor registers
(Addresses 02h and 03h).
Configuring the GPIO pins for input/output polarity, using
GPIO Configuration Registers 1 to 4 (Addresses 08h to
0Bh) and Bits 6 and 7 of Configuration Register 3.
Setting mask bits in Mask Registers 1 to 6 (Addresses
18h to 1Dh) for any inputs that are to be masked out.
Setting up Configuration Registers 1 and 3, as
described in Table 6 and Table 7.
0
1
2
3
4
5
6
7
0
1
2
Controls the monitoring loop of the ADM1026. Setting
Bit 0 low stops the monitoring loop and puts the
ADM1026 into low power mode and reduces power
consumption. Serial bus communication is still
possible with any register in the ADM1026 while in
low power mode. Setting bit 0 high starts the
monitoring loop.
Enables or disables the INT interrupt output. Setting
Bit 1 high enables the INT output, setting Bit 1 low
disables the output.
Used to clear the INT interrupt output when set high.
GPIO pins and interrupt status register contents are
not affected.
Configures Pins 27 and 28 as the second external
temperature channel when 0, and as A
when set to 1.
Enables the THERM output when set to 1.
Enables automatic fan speed control on the DAC
output when set to 1.
Enables automatic fan speed control on the PWM
output when set to 1.
Performs a soft reset when set to 1.
Configures Pin 42 as GPIO when set to 1 or as
THERM when cleared to 0.
Clears the CI latch when set to 1. Thereafter, a 0
must be written to allow subsequent CI detection.
Selects V
when cleared to 0.
Unused.
Set up GPIO16 for direction and polarity.
REF
as 2.5 V when set to 1 or as 1.82 V
Description
Description
IN8
and A
IN9