SST25VF032B-80-4I-S2AF Microchip Technology, SST25VF032B-80-4I-S2AF Datasheet - Page 4

no-image

SST25VF032B-80-4I-S2AF

Manufacturer Part Number
SST25VF032B-80-4I-S2AF
Description
IC FLASH SER 32M 80MHZ SPI 8SOIC
Manufacturer
Microchip Technology

Specifications of SST25VF032B-80-4I-S2AF

Memory Type
FLASH
Memory Size
32M (4M x 8)
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Format - Memory
FLASH
Speed
80MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Data Bus Width
8 bit
Interface Type
SPI
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
25 mA
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SST25VF032B-80-4I-S2AF
Manufacturer:
RENESAS
Quantity:
1 182
Part Number:
SST25VF032B-80-4I-S2AF
Manufacturer:
SST/50
Quantity:
2 192
Part Number:
SST25VF032B-80-4I-S2AF
Manufacturer:
SST
Quantity:
543
Part Number:
SST25VF032B-80-4I-S2AF
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST25VF032B-80-4I-S2AF
Quantity:
2 449
Company:
Part Number:
SST25VF032B-80-4I-S2AF
Quantity:
18 000
Data Sheet
MEMORY ORGANIZATION
The SST25VF032B SuperFlash memory array is orga-
nized in uniform 4 KByte erasable sectors with 32 KByte
overlay blocks and 64 KByte overlay erasable blocks.
DEVICE OPERATION
The SST25VF032B is accessed through the SPI (Serial
Peripheral Interface) bus compatible protocol. The SPI bus
consist of four control lines; Chip Enable (CE#) is used to
©2009 Silicon Storage Technology, Inc.
FIGURE 3: SPI Protocol
SCK
CE#
SO
SI
MODE 3
MODE 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
HIGH IMPEDANCE
4
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
select the device, and data is accessed through the Serial
Data Input (SI), Serial Data Output (SO), and Serial Clock
(SCK).
The SST25VF032B supports both Mode 0 (0,0) and Mode
3 (1,1) of SPI bus operations. The difference between the
two modes, as shown in Figure 3, is the state of the SCK
signal when the bus master is in Stand-by mode and no
data is being transferred. The SCK signal is low for Mode 0
and SCK signal is high for Mode 3. For both modes, the
Serial Data In (SI) is sampled at the rising edge of the SCK
clock signal and the Serial Data Output (SO) is driven after
the falling edge of the SCK clock signal.
DON'T CARE
32 Mbit SPI Serial Flash
MODE 3
MODE 0
SST25VF032B
S71327-03-000
1327 F04.0
05/09

Related parts for SST25VF032B-80-4I-S2AF