W25Q16BVSSIG Winbond Electronics, W25Q16BVSSIG Datasheet - Page 42

• Manufacturer Part Number: W25Q16BVSSIG
• Description: IC SPI FLASH 16MBIT 8SOIC
• Manufacturer: Winbond Electronics

Specifications of W25Q16BVSSIG

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 16M (2M x 8)
• Speed: 104MHz
• Interface: SPI Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

W25Q16BV
11.2.23 Erase Suspend (75h)
The Erase Suspend instruction “75h”, allows the system to interrupt a Sector or Block Erase operation
and then read from or program data to, any other sectors or blocks. The Erase Suspend instruction
sequence is shown in figure 22.
The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h) are not
allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If
written during the Chip Erase or Program operation, the Erase Suspend instruction is ignored.
The Erase Suspend instruction “75h” will be accepted by the device only if the SUS bit in the Status
Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase is on-going. If the SUS
bit equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A
maximum of time of “t
” (See AC Characteristics) is required to suspend the erase operation. The
SUS
BUSY bit in the Status Register will be cleared from 1 to 0 within “t
” and the SUS bit in the Status
SUS
Register will be set from 0 to 1 immediately after Erase Suspend. For a previously resumed Erase
operation, it is also required that the Suspend instruction “75h” is not issued earlier than a minimum of
time of “t
” following the preceding Resume instruction “7Ah”.
SUS
Unexpected power off during the Erase suspend state will reset the device and release the suspend
state. SUS bit in the Status Register will also reset to 0. The data within the sector or block that was being
suspended may become corrupted. It is recommended for the user to implement system design
techniques against the accidental power interruption and preserve data integrity during erase suspend
state.
Figure 22. Erase Suspend Instruction Sequence Diagram
- 42 -