GTLP10B320MTDX Fairchild Semiconductor, GTLP10B320MTDX Datasheet
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
GTLP10B320MTDX
Specifications of GTLP10B320MTDX
Related parts for GTLP10B320MTDX
GTLP10B320MTDX Summary of contents
Page 1
... GTLP’s reduced output swing ( 1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3. Fairchild’s GTLP has internal edge-rate control and is pro- cess, voltage and temperature (PVT) compensated ...
Page 2
Pin Descriptions Pin Names Description OEB, OEC B Port, C Port Output Enable respectively (Active LOW GND, V Device Supplies CC REF LECLKAB, A-to-B, B-to-C Latch CLK respectively LECLKBC (Transparent Active HIGH) SEL Selects Internal Feedback Path SAB, ...
Page 3
Functional Tables I/O Path: SEL 1 (External Feedback Path) (Note 2) OEB OEC SAB SBC LECLKAB LECLKBC ...
Page 4
Logic Diagram www.fairchildsemi.com 4 ...
Page 5
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 6) DC Output Sink Current into C Port Output Source Current from ...
Page 6
DC Electrical Characteristics Symbol Test Conditions Ports V 3.45V Port GND Port and V 3.45V (Note 9) Control ...
Page 7
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature GND for B Port and C ERC L From Symbol (Input PLH n t PHL t LECLKAB PLH t ...
Page 8
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature GND for B Port and C ERC L From Symbol (Input PLH n t PHL t LECLKAB PLH t ...
Page 9
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature for B Port and C ERC From Symbol (Input PLH n t PHL t ...
Page 10
AC Extended Electrical Characteristics Over recommended ranges of supply voltage and operating free air temperature for B Port and for C Port Symbol t (Note 14) OSLH t (Note 14) OSHL ...
Page 11
Test Circuits and Timing Waveforms Test Circuit for A Outputs Test Open PLH PHL PLZ PZL t /t GND PHZ PZH Note A: C includes probes and Jig capacitance. L Voltage Waveform - Propagation ...
Page 12
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...