IS42S16100E-6BLI-TR ISSI, IS42S16100E-6BLI-TR Datasheet

Page 1

... IS42S16100E IS45S16100E 512K Words x 16 Bits x 2 Banks 16Mb SYNCHRONOUS DYNAMIC RAM FEATURES • Clock frequency: 200, 166, 143 MHz • Fully synchronous; all signals referenced to a positive clock edge • Two banks can be operated simultaneously and independently • Dual internal bank controlled by A11 (bank select) • ...

Page 2

... IS42S16100E, IS45S16100E PIN CONFIGURATIONS 50-Pin TSOP (Type II) PIN DESCRIPTIONS A0-A10 Row Address Input A11 Bank Select Address A0-A7 Column Address Input DQ0 to DQ15 Data DQ CLK System Clock Input CKE Clock Enable Chip Select CS RAS Row Address Strobe Command 2 VDD 1 50 GND DQ0 ...

Page 3

... IS42S16100E, IS45S16100E PIN CONFIGURATION package code BaLL Tf-Bga (Top View) (10 6.4 mm Body, 0.65 mm Ball pitch PIN DESCRIPTIONS a0-a10 Row address Input a0-a7 column address Input a11 Bank Select address dQ0 to dQ15 data I/o cLk System clock Input ...

Page 4

... IS42S16100E, IS45S16100E PIN FUNCTIONS TSOP Pin No. Symbol Type A0-A10 Input Pin A11 Input Pin 16 CAS Input Pin 34 CKE Input Pin 35 CLK Input Pin 18 CS Input Pin DQ0 to DQ Pin 12, 39, 40, 42, 43, DQ15 45, 46, 48, 49 14, 36 ...

Page 5

... IS42S16100E, IS45S16100E FUNCTIONAL BLOCK DIAGRAM CLK CKE COMMAND CS DECODER RAS CAS & WE CLOCK MODE A11 GENERATOR REGISTER 11 A10 SELF A9 REFRESH REFRESH A8 CONTROLLER CONTROLLER A7 A6 REFRESH A5 COUNTER ROW ADDRESS LATCH 11 Integrated Silicon Solution, Inc. — www.issi.com Rev. E 05/18/2010 MEMORY CELL ...

Page 6

... IS42S16100E, IS45S16100E ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Maximum Supply Voltage DD max V Maximum Supply Voltage for Output Buffer DDq max V Input Voltage iN V Output Voltage out P Allowable Power Dissipation D max I output Shorted Current cs T operating Temperature opr T Storage Temperature stg DC RECOMMENDED OPERATING CONDITION ...

Page 7

... IS42S16100E, IS45S16100E DC ELECTRICAL CHARACTERISTICS Symbol Parameter i Input Leakage Current il i Output Leakage Current ol V Output High Voltage Level Output Low Voltage Level Operating Current (1,2) cc1 Precharge Standby Current CKE ≤ cc2p I (In Power-Down Mode) cc2ps i Active Standby Current ...

Page 8

... IS42S16100E, IS45S16100E DC ELECTRICAL CHARACTERISTICS Symbol Parameter i Auto-Refresh Current cc5 i Self-Refresh Current cc6 Notes: 1. These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time in- creases. Also note that a bypass capacitor of at least 0.01 µF should be inserted between V to suppress power supply voltage noise (voltage drops) due to these transient currents ...

Page 9

... IS42S16100E, IS45S16100E AC CHARACTERISTICS (1,2,3) Symbol Parameter t 3 Clock Cycle Time Access Time From CLK ( CLK HIGH Level Width chi t CLK LOW Level Width Output Data Hold Time Output LOW Impedance Time Output HIGH Impedance Time ...

Page 10

... IS42S16100E, IS45S16100E OPERATING FREQUENCY / LATENCY RELATIONSHIPS (CAS Latency = 3) SYMBOL PARAMETER — Clock Cycle Time — Operating Frequency t CAS Latency cac t Active Command To Read/Write Command Delay Time rcD t RAS Latency ( rac rcD cac t Command Period (REF to REF / ACT to ACT Command Period (ACT to PRE) ...

Page 11

... IS42S16100E, IS45S16100E COMMANDS Active Command CLK CKE HIGH CS RAS CAS WE A0-A9 ROW A10 ROW BANK 1 A11 BANK 0 Write Command CLK HIGH CKE CS RAS CAS WE A0-A9 COLUMN AUTO PRECHARGE A10 NO PRECHARGE BANK 1 A11 BANK 0 Notes: 1. A8-A9 = Don’t Care. Integrated Silicon Solution, Inc. — www.issi.com Rev ...

Page 12

... IS42S16100E, IS45S16100E COMMANDS (cont.) No-Operation Command CLK CKE HIGH CS RAS CAS WE A0-A9 A10 A11 Mode Register Set Command CLK HIGH CKE CS RAS CAS WE A0-A9 OP-CODE A10 OP-CODE A11 OP-CODE 12 Device Deselect Command CLK CKE HIGH CS RAS CAS WE A0-A9 A10 A11 Auto-Refresh Command CLK HIGH ...

Page 13

... IS42S16100E, IS45S16100E COMMANDS (cont.) Self-Refresh Command CLK CKE CS RAS CAS WE A0-A9 A10 A11 Clock Suspend Command CLK CKE BANK(S) ACTIVE CS NOP RAS NOP CAS NOP WE NOP A0-A9 A10 A11 Integrated Silicon Solution, Inc. — www.issi.com Rev. E 05/18/2010 Power Down Command CLK CKE ALL BANKS IDLE ...

Page 14

... IS42S16100E, IS45S16100E Mode Register Set Command (CS, RAS, CAS LOW) The IS42/4516100E product incorporates a register that defines the device operating mode. This command functions as a data input pin that loads this register from the pins A0 to A11. When power is first applied, the ...

Page 15

... IS42S16100E, IS45S16100E Self-Refresh Command (CS, RAS, CAS, CKE = LOW HIGH) This command executes the self-refresh operation. The row address to be refreshed, the bank, and the refresh interval are generated automatically internally during this operation.The self-refresh operation is started by dropping the CKE pin from HIGH to LOW.The self-refresh operation continues as long as the CKE pin remains LOW and there is no need for external control of any other pins ...

Page 16

... IS42S16100E, IS45S16100E COMMAND TRUTH TABLE (1,2) Symbol Command MRS Mode Register Set (3,4) REF Auto-Refresh (5) SREF Self-Refresh (5,6) PRE Precharge Selected Bank PALL Precharge Both Banks ACT Bank Activate (7) WRIT Write WRITA Write With Auto-Precharge READ Read (8) READA Read With Auto-Precharge BST Burst Stop ...

Page 17

... IS42S16100E, IS45S16100E OPERATION COMMAND TABLE Current State Command Operation Idle DESL No Operation or Power-Down NOP No Operation or Power-Down BST No Operation or Power-Down READ / READA Illegal WRIT/WRITA Illegal ACT Row Active PRE/PALL No Operation REF/SELF Auto-Refresh or Self-Refresh MRS Mode Register Set Row Active DESL No Operation NOP ...

Page 18

... IS42S16100E, IS45S16100E OPERATION COMMAND TABLE Current State Command Operation Write With DESL Burst Write Continues, Write Recovery And Precharge Auto-Precharge When Done NOP Burst Write Continues, Write Recovery And Precharge BST Illegal READ/READA Illegal WRIT/WRITA Illegal Illegal (10) ACT Illegal (10) PRE/PALL REF/SELF ...

Page 19

... IS42S16100E, IS45S16100E OPERATION COMMAND TABLE Current State Command Operation Write Recovery DESL No Operation, Idle State After t With Auto- NOP No Operation, Idle State After t Precharge BST No Operation, Idle State After t READ/READA Illegal WRIT/WRITA Illegal ACT Illegal PRE/PALL Illegal REF/SELF Illegal MRS Illegal ...

Page 20

... IS42S16100E, IS45S16100E CKE RELATED COMMAND TRUTH TABLE Current State Operation Self-Refresh Undefined Self-Refresh Recovery Self-Refresh Recovery Illegal (2) Illegal (2) Self-Refresh Self-Refresh Recovery Idle State After t Idle State After t Illegal Illegal Power-Down on the Next Cycle Power-Down on the Next Cycle Illegal Illegal Clock Suspend Termination on the Next Cycle ...

Page 21

... IS42S16100E, IS45S16100E TWO BANKS OPERATION COMMAND TRUTH TABLE Operation CS RAS CAS WE A11 A10 A9-A0 DESL NOP BST READ/READA WRIT/WRITA ACT PRE/PALL REF MRS Notes HIGH level input, L: LOW level input, X: HIGH or LOW level input, RA: Row Address, CA: Column Address 2 ...

Page 22

... IS42S16100E, IS45S16100E SIMPLIFIED STATE TRANSITION DIAGRAM WRIT CKE_ CKE CLOCK WRITA SUSPEND CKE_ CKE POWER APPLIED Automatic transition following the completion of command execution. Transition due to command input. 22 (One Bank Operation) SREF entry MRS MODE REF IDLE REGISTER SET CKE_ CKE ACT ...

Page 23

... IS42S16100E, IS45S16100E Device Initialization At Power-On (Power-On Sequence the case with conventional DRAMs, the IS42/4516100E product must be initialized by executing a stipulated power- on sequence after power is applied. After power is applied and VDD and VDDQ reach their stipulated voltages, set and hold the CKE and DQM pins HIGH for 100 µ ...

Page 24

... IS42S16100E, IS45S16100E MODE REGISTER A11 A10 WRITE MODE LT MODE M11 M10 Note: Other values for these bits are reserved. 24 Address Bus (Ax Mode Register (Mx Burst Length Burst Type Latency Mode 0 Write Mode 0 Burst Read & ...

Page 25

... IS42S16100E, IS45S16100E BURST LENGTH AND COLUMN ADDRESS SEQUENCE Column Address Burst Length Full Page n n (256) Notes: 1. The burst length in full page mode is 256. ...

Page 26

... IS42S16100E, IS45S16100E BANk SElECT AND PREChARGE ADDRESS AllOCATION Row X0 — X1 — X2 — X3 — X4 — X5 — X6 — X7 — X8 — X9 — X10 — X11 0 1 column Y0 — Y1 — Y2 — Y3 — Y4 — Y5 — Y6 — Y7 — Y8 — Y9 — Y10 0 1 Y11 Row address ...

Page 27

... IS42S16100E, IS45S16100E Burst Read The read cycle is started by executing the read command. The address provided during read command execution is used as the starting address.First, the data corresponding to this address is output in synchronization with the clock signal after the CAS latency period. Next, data corresponding to an address generated automatically by the device is output in synchronization with the clock signal ...

Page 28

... IS42S16100E, IS45S16100E Read With Auto-Precharge The read with auto-precharge command first executes a burst read operation and then puts the selected bank in the precharged state automatically. After the precharge completes, the bank goes to the idle state. Thus this command performs a read command and a precharge command in a single operation ...

Page 29

... IS42S16100E, IS45S16100E Write With Auto-Precharge The write with auto-precharge command first executes a burst write operation and then puts the selected bank in the precharged state automatically. After the precharge completes the bank goes to the idle state. Thus this command performs a write command and a precharge command in a single operation ...

Page 30

... IS42S16100E, IS45S16100E Interval Between Read Command A new command can be executed while a read cycle is in progress, i.e., before that cycle completes. When the second read command is executed, after the CAS latency has elapsed, data corresponding to the new read command is output in place of the data due to the previous read command ...

Page 31

... IS42S16100E, IS45S16100E Interval Between Write and Read Commands A new read command can be executed while a write cycle is in progress, i.e., before that cycle completes. Data corresponding to the new read command is output after the CAS latency has elapsed from the point the new read command was executed ...

Page 32

... IS42S16100E, IS45S16100E Interval Between Read and Write Commands A read command can be interrupted and a new write command executed while the read cycle is in progress, i.e., before that cycle completes. Data corresponding to the new write command can be input at the point new write command is executed. To prevent collision ...

Page 33

... IS42S16100E, IS45S16100E Precharge The precharge command sets the bank selected by pin A11 to the precharged state.This command can be executed at a time t following the execution of an active command ras to the same bank. The selected bank goes to the idle state at a time t following the execution of the precharge ...

Page 34

... IS42S16100E, IS45S16100E Write Cycle Interruption Using the Precharge Command A write cycle can be interrupted by the execution of the precharge command before that cycle completes. The delay time (t ) from the precharge command to the point wDl where burst input is invalid, i.e., the point where input data is no longer written to device internal memory is zero clock cycles regardless of the CAS ...

Page 35

... IS42S16100E, IS45S16100E Read Cycle (Full Page) Interruption Using the Burst Stop Command The IS42/4516100E can output data continuously from the burst start address (a) to location a+255 during a read cycle in which the burst length is set to full page. The IS42/4516100E repeats the operation starting at the 256th cycle with the data output returning to location (a) and continuing with a+1, a+2, a+3, etc ...

Page 36

... IS42S16100E, IS45S16100E Write Cycle (Full Page) Interruption Using the Burst Stop Command The IS42/4516100E can input data continuously from the burst start address (a) to location a+255 during a write cycle in which the burst length is set to full page. The IS42/4516100E repeats the operation starting at the 256th cycle with data input returning to location (a) and continuing with a+1, a+2, a+3, etc ...

Page 37

... IS42S16100E, IS45S16100E Burst Data Interruption U/LDQM Pins (Write Cycle) Burst data input can be temporarily interrupted (muted ) during a write cycle using the U/LDQM pins. Regardless of the CAS latency, as soon as one of the U/LDQM pins goes HIGH, the corresponding externally applied input data will no longer be written to the device internal circuits. ...

Page 38

... IS42S16100E, IS45S16100E Bank Active Command Interval When the selected bank is precharged, the period trp has elapsed and the bank has entered the idle state, the bank can be activated by executing the active command. If the other bank is in the idle state at that time, the active command can be executed for that bank after the period t has elapsed ...

Page 39

... IS42S16100E, IS45S16100E OPERATION TIMING EXAMPLE Power-On Sequence, Mode Register Set Cycle CLK t CHI HIGH CKE RAS CAS A0- A10 BANK 0 & 1 A11 DQM HIGH DQ WAIT TIME t RP T=100 µs < ...

Page 40

... IS42S16100E, IS45S16100E Power-Down Mode Cycle CLK t CHI CKS CK CL CKE t CKA RAS CAS A0- A10 BANK 0 & 1 BANK A11 BANK 1 BANK 0 DQM < > PRE < > PALL CAS latency = 2, 3 ...

Page 41

... IS42S16100E, IS45S16100E Auto-Refresh Cycle CLK t CHI CKS CK CL CKE RAS CAS A0- A10 BANK 0 & 1 A11 DQM < > PALL CAS latency = 2, 3 Integrated Silicon Solution, Inc. — www.issi.com Rev. E ...

Page 42

... IS42S16100E, IS45S16100E Self-Refresh Cycle CLK t CHI CKS CK CL CKE t CKA RAS CAS A0- A10 BANK 0 & 1 A11 DQM < > PALL CAS latency = 2, 3 Note don’t care. 2. Self-Refresh Mode is not supported for a2 grade with T ...

Page 43

... IS42S16100E, IS45S16100E Read Cycle CLK t CHI CKS CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < > < ACT READ CAS latency = 2, burstlength = 4 Note 1: A8,A9 = Don’ ...

Page 44

... IS42S16100E, IS45S16100E Read Cycle / Auto-Precharge CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 45

... IS42S16100E, IS45S16100E Read Cycle / Full Page CLK t CHI t t CKS CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RCD t RAS t RC (BANK 0) < ...

Page 46

... IS42S16100E, IS45S16100E Read Cycle / Ping-Pong Operation (Bank Switching CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 0 A11 DQM DQ t RRD (BANK ...

Page 47

... IS42S16100E, IS45S16100E Write Cycle CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD t RAS t RC < > ACT CAS latency = 2, burstlength = 4 Note 1: A8,A9 = Don’ ...

Page 48

... IS42S16100E, IS45S16100E Write Cycle / Auto-Precharge CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 49

... IS42S16100E, IS45S16100E Write Cycle / Full Page CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 0 A11 DQM DQ t RCD t RAS t RC < ...

Page 50

... IS42S16100E, IS45S16100E Write Cycle / Ping-Pong Operation CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 0 A11 DQM DQ t RRD (BANK RCD ...

Page 51

... IS42S16100E, IS45S16100E Read Cycle / Page Mode CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 52

... IS42S16100E, IS45S16100E Read Cycle / Page Mode; Data Masking CLK t CHI t t CKS CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD t RAS ...

Page 53

... IS42S16100E, IS45S16100E Write Cycle / Page Mode CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 54

... IS42S16100E, IS45S16100E Write Cycle / Page Mode; Data Masking CLK t CHI t t CKS CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS ...

Page 55

... IS42S16100E, IS45S16100E Read Cycle / Clock Suspend CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 56

... IS42S16100E, IS45S16100E Write Cycle / Clock Suspend CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 57

... IS42S16100E, IS45S16100E Read Cycle / Precharge Termination CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 58

... IS42S16100E, IS45S16100E Write Cycle / Precharge Termination CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK DQM DQ t RCD t RAS t RC < ...

Page 59

... IS42S16100E, IS45S16100E Read Cycle / Byte Operation CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 UDQM LDQM DQ8-15 DQ0-7 t RCD ...

Page 60

... IS42S16100E, IS45S16100E Write Cycle / Byte Operation CLK t CHI CKS CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 UDQM LDQM DQ8-15 DQ0-7 t RCD t RAS ...

Page 61

... IS42S16100E, IS45S16100E Read Cycle, Write Cycle / Burst Read, Single Write CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 1 A11 BANK 0 DQM ...

Page 62

... IS42S16100E, IS45S16100E Read Cycle CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < > ACT CAS latency = 3, burst length = 4 Note 1: A8,A9 = Don’ ...

Page 63

... IS42S16100E, IS45S16100E Read Cycle / Auto-Precharge CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW A10 ROW BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 64

... IS42S16100E, IS45S16100E Read Cycle / Full Page CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RCD (BANK 0) t RAS ...

Page 65

... IS42S16100E, IS45S16100E Read Cycle / Ping Pong Operation (Bank Switching CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RRD ...

Page 66

... IS42S16100E, IS45S16100E Write Cycle CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < > ACT CAS latency = 3, burst length = 4 Note 1: A8,A9 = Don’ ...

Page 67

... IS42S16100E, IS45S16100E Write Cycle / Auto-Precharge CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 68

... IS42S16100E, IS45S16100E Write Cycle / Full Page CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RCD t RAS t RC < ...

Page 69

... IS42S16100E, IS45S16100E Write Cycle / Ping-Pong Operation (Bank Switching CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RRD (BANK ...

Page 70

... IS42S16100E, IS45S16100E Read Cycle / Page Mode CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 71

... IS42S16100E, IS45S16100E Read Cycle / Page Mode; Data Masking CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 DQM DQ t RCD ...

Page 72

... IS42S16100E, IS45S16100E Write Cycle / Page Mode CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 0 A11 DQM DQ t RCD t RAS t RC < ...

Page 73

... IS42S16100E, IS45S16100E Write Cycle / Page Mode; Data Masking CLK t CHI t t CKS CKE t CKA RAS CAS A0-A9 ROW ROW A10 t t BANK BANK 1 A11 BANK 0 BANK 0 ...

Page 74

... IS42S16100E, IS45S16100E Read Cycle / Clock Suspend CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 75

... IS42S16100E, IS45S16100E Write Cycle / Clock Suspend CLK t CHI CKS CK CL CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 76

... IS42S16100E, IS45S16100E Read Cycle / Precharge Termination CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 77

... IS42S16100E, IS45S16100E Write Cycle / Precharge Termination CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 0 DQM DQ t RCD t RAS t RC < ...

Page 78

... IS42S16100E, IS45S16100E Read Cycle / Byte Operation CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 UDQM LDQM DQ8-15 DQ0-7 t RCD ...

Page 79

... IS42S16100E, IS45S16100E Write Cycle / Byte Operation CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 A11 BANK 1 BANK 0 UDQM LDQM DQ8-15 DQ0-7 t RCD ...

Page 80

... IS42S16100E, IS45S16100E Read Cycle, Write Cycle / Burst Read, Single Write CLK t CHI CKS CL CK CKE t CKA RAS CAS A0-A9 ROW ROW A10 BANK 1 A11 BANK 0 ...

Page 81

... IS42S16100E, IS45S16100E ORDERING INFORMATION Commercial Range: 0°C to 70°C Frequency Speed (ns) 200 MHz 166 MHz 143MHz Industrial Range: -40°C to +85°C Frequency Speed (ns) 166 MHz 143MHz please contact ISSI for leaded parts support. ORDERING INFORMATION Automotive Range: -40°C to +85°C Frequency ...

Page 82

... IS42S16100E, IS45S16100E 82 Integrated Silicon Solution, Inc. — www.issi.com Rev. E 05/18/2010 ...

Page 83

... IS42S16100E, IS45S16100E Integrated Silicon Solution, Inc. — www.issi.com Rev. E 05/18/2010 83 ...