SCD1284 INTEL [Intel Corporation], SCD1284 Datasheet - Page 110

• Manufacturer Part Number: SCD1284
• Description: IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
• Manufacturer: INTEL [Intel Corporation]

CD1284 — IEEE 1284-Compatible Parallel Interface Controller
7.1.6
110
Register Name: MIR
Register Description: Modem Interrupt
Access: Read/Write
MdIreq
Bit 7
Bit
7:4
3:2
1:0
Bit
7
6
Modem Interrupt Register
The MIR, PIR, and TIR are used during Poll-mode operation of the CD1284. All three registers
provide the same type of information for each of the three service requests. The functions of
RxIreq, TxIreq, and MdIreq have identical meanings, as do the group Rxbusy, Txbusy, and
Mdbusy and the group Rxunfair, Txunfair, and Mdunfair. The least-significant two bits indicate the
number of the channel requesting service. Bits 4:2 are used internally by the CD1284 to set the
context of the service-acknowledge cycle. See the description of Poll-mode operations in
5.0
User defined.
Channel X: When these bits are set to the values shown below, the channel number is defined.
User defined.
RxIreq, TxIreq, and MdIreq: These bits are set by the internal processor when service is required by a
channel. The bits are a direct reflection of the inverse state of the SVCREQ* pins and they are the active-high
output of the latch that drives the SVCREQ* pins. The bits can be scanned by the host to detect an active
service request. These bits are cleared by the internal processor at the beginning of the service-acknowledge
cycle (hardware-service acknowledge) or by the host software when the Poll-mode cycle is terminated.
Rxbusy, Txbusy, and Mdbusy: These bits are set by the internal processor and they remain set until the end of
the service-acknowledge cycle is indicated by either a write to the EOSRR (hardware-service acknowledge),
or cleared by the host software when the Poll-mode cycle is terminated. These bits signal the current state of
the service-acknowledge cycle. When cleared, the internal processor knows that it can assert another service
request of this type.
Mdbusy
Bit 6
for complete details.
C1
0
0
1
1
Mdunfair
Bit 5
C0
0
1
0
1
Bit 4
0
Channel 0
Undefined
Channel 2
Channel 3
Description
Description
Bit 3
1
Channel Number
Bit 2
0
ch[1]
Bit 1
8-Bit Hex Address: 69
Default Value: 08
Datasheet
ch[0]
Bit 0
Chapter