ZL50018 ZARLINK [Zarlink Semiconductor Inc], ZL50018 Datasheet - Page 70
![no-image](/images/no-image-200.jpg)
ZL50018
Manufacturer Part Number
ZL50018
Description
2 K Digital Switch with Enhanced Stratum 3 DPLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50018.pdf
(136 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50018GA
Manufacturer:
ZARLINK
Quantity:
5
Company:
Part Number:
ZL50018GAG2
Manufacturer:
TECCOR
Quantity:
5 600
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
201
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
81
Note: Note: examples of programming:
15 - 10
Reset Value: 0000
External Read/Write Address: 0044
14 - 0
Reset Value: 029F
External Read/Write Address: 0043
9 - 0
Bit
Bit
15
15
0
15
0
if +10 ppm is desired output frequency, the SDF14-0 should be: CFN x 0.00001 = 440 = 01B8
if -10 ppm is desired output frequency, the SDF14-0 should be: CFN x (-0.00001) = -440 = 7E48
SDF
14
14
CFN25 - 16
14
SDF14 - 0
0
Unused
Unused
Name
Name
H
H
SDF
13
13
13
0
SDF
Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU)
Table 33 - Software Delta Frequency Register (SWDFR) Bits
12
12
12
Reserved. In normal functional mode, this bit MUST be set to zero.
Software Delta Frequency Bits: When the SWE bit in the DPLLCR register is high
and the DPLL is in freerun mode (the FDM1-0 bits of the RCCR register are =’11’), the
binary value of these bits represents the targeted deviation of the DPLL output from its
center frequency (delta frequency). Depending on the SWF bit in the DPLLCR register,
the deviation will be met immediately or after programmed filter response and phase
alignment speed (phase slope) time. When the SWE bit in the DPLLCR register is low
or the DPLL is not in freerun mode, these bits are ignored.
Defined in same units as CFN in the 2's complement format.
Reserved. In normal functional mode, these bits MUST be set to zero.
Center Frequency Number (CFN) Upper 10 Bits
quency number (CFN) explained under CFRL register bits explanation.
The default value of this register should be changed only if compensation for input oscil-
lator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other
circumstances.
0
The total binary value of these bits and the CFRL register bits represents the center fre-
H
H
SDF
11
11
11
0
SDF
10
10
10
0
SDF
CFN
9
9
Zarlink Semiconductor Inc.
25
9
ZL50018
SDF
CFN
8
8
24
8
70
SDF
CFN
7
7
23
7
Description
Description
SDF
CFN
6
6
22
6
SDF
CFN
5
5
21
5
SDF
CFN
4
4
20
4
H
SDF
CFN
3
3
19
3
H
SDF
CFN
2
2
18
2
Data Sheet
SDF
CFN
1
1
17
1
SDF
CFN
0
0
16
0