K9F2808Q0B Samsung semiconductor, K9F2808Q0B Datasheet - Page 9

• Manufacturer Part Number: K9F2808Q0B
• Description: 16M x 8 Bit NAND Flash Memory
• Manufacturer: Samsung semiconductor

PRODUCT INTRODUCTION
K9F2808Q0B-DCB0,DIB0
K9F2808U0B-VCB0,VIB0
The K9F2808X0B is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 528 columns. Spare 16 columns are
located in 512 to 527 column address. A 528-byte data register is connected to memory cell arrays accommodating data transfer
between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that
are serially connected like NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed
by one NAND structures, totaling 8448 NAND structures of 16 cells. The array organization is shown in Figure 2. Program and read
operations are executed on a page basis, while erase operation is executed on a block basis. The memory array consists of 1024
blocks, and a block is separately erasable by 16K-byte unit. It indicates that the bit by bit erase operation is prohibited on the
K9F2808X0B.
The K9F2808X0B has addresses multiplexed with 8 I/O s. This scheme dramatically reduces pin counts and allows systems
upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through
I/O s by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address
Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle
except Page Program command and Block Erase command which require two cycles: one cycle for setup and another for execution.
The 16M byte physical space requires 24 addresses, thereby requiring three cycles for byte-level addressing: column address, low
row address and high row address, in that order. Page Read and Page Program need the same three address cycles following
required command input. In Block Erase operation, however, only two row address cycles are used. Device operations are selected
by writing specific commands into command register. Table 1 defines the specific commands of the K9F2808X0B.
Table 1. COMMAND SETS
NOTE : 1. The 00h command defines starting address of the 1st half of registers.
Caution : Any undefined command inputs are prohibited except for above command set of Table 1.
Read 1
Read 2
Read ID
Reset
Page Program
Block Erase
Read Status
The 01h command defines starting address of the 2nd half of registers.
After data access on 2nd half of register by the 01h command, start pointer is automatically moved to
1st half register(00h) on the next cycle.
Function
K9F2808U0B-YCB0,YIB0
K9F2808U0B-DCB0,DIB0
1st. Cycle
00h/01h
50h
90h
FFh
80h
60h
70h
(1)
9
2nd. Cycle
D0h
10h
-
-
-
-
-
Acceptable Command during Busy
FLASH MEMORY
O
O