EVAL-ADN2804EB AD [Analog Devices], EVAL-ADN2804EB Datasheet - Page 16

no-image

EVAL-ADN2804EB

Manufacturer Part Number
EVAL-ADN2804EB
Description
622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
Manufacturer
AD [Analog Devices]
Datasheet
ADN2804
FUNCTIONAL DESCRIPTION
FREQUENCY ACQUISITION
The ADN2804 acquires frequency from the data. The lock
detector circuit compares the frequency of the VCO and the
frequency of the incoming data. When these frequencies differ
by more than 1000 ppm, LOL is asserted. This initiates a frequency
acquisition cycle. When the VCO frequency is within 250 ppm
of the data frequency, LOL is deasserted.
Once LOL is deasserted, the frequency-locked loop is turned
off. The PLL/DLL pulls the VCO frequency in the rest of the
way until the VCO frequency equals the data frequency.
The frequency loop requires a single external capacitor between
CF1 and CF2, Pin 14 and Pin 15. A 0.47 μF ± 20%, X7R ceramic
chip capacitor with <10 nA leakage current is recommended.
Leakage current of the capacitor can be calculated by dividing
the maximum voltage across the 0.47 μF capacitor, ~3 V, by the
insulation resistance of the capacitor. The insulation resistance
of the 0.47 μF capacitor should be greater than 300 MΩ.
LIMITING AMPLIFIER
The limiting amplifier has differential inputs (PIN/NIN) that
are internally terminated with 50 Ω to an on-chip voltage
reference (VREF = 2.5 V typically). The inputs are typically
ac-coupled externally, although dc coupling is possible as long
as the input common-mode voltage remains above 2.5 V (see
Figure 27 to Figure 29 in the Applications Information section).
Input offset is factory trimmed to achieve better than 3.3 mV
typical sensitivity with minimal drift. The limiting amplifier can
be driven differentially or in a single-ended fashion.
SLICE ADJUST
The quantizer slicing level can be offset by ±100 mV to mitigate
the effect of amplified spontaneous emission (ASE) noise or duty
cycle distortion by applying a differential voltage input of up to
±0.95 V to the SLICEP and SLICEN inputs. If no adjustment of
the slice level is needed, SLICEP and SLICEN should be tied to
VEE. The gain of the slice adjustment is ~0.11 V/V.
Rev. 0 | Page 16 of 24
LOSS-OF-SIGNAL (LOS) DETECTOR
The receiver front-end LOS detector circuit detects when the
input signal level falls below a user-adjustable threshold. The
threshold is set with a single external resistor from Pin 9,
THRADJ, to VEE. The LOS comparator trip point vs. the
resistor value is shown in Figure 6. If the input level to the
ADN2804 drops below the programmed LOS threshold, the
output of the LOS detector, LOS (Pin 22), is asserted to Logic 1.
The LOS detector’s response time is ~500 ns by design, but is
dominated by the RC time constant in ac-coupled applications.
The LOS pin defaults to active high. However, setting Bit
CTRLC[2] to 1, configures the LOS pin as active low.
There is typically 6 dB of electrical hysteresis designed into the
LOS detector to prevent chatter on the LOS pin. If the input
level drops below the programmed LOS threshold causing the
LOS pin to assert, the LOS pin deasserts after the input level
increases to 6 dB (2×) above the LOS threshold (see Figure 19).
The LOS detector and the SLICE level adjust can be used
simultaneously on the ADN2804. This means that any offset
added to the input signal by the SLICE adjust pins does not affect
the LOS detector’s measurement of the absolute input level.
Figure 19. LOS Detector Hysteresis
LOS OUTPUT
HYSTERESIS
LOS THRESHOLD
INPUT LEVEL
t

Related parts for EVAL-ADN2804EB