T89C51CC02 Atmel, T89C51CC02 Datasheet - Page 73
T89C51CC02
Manufacturer Part Number
T89C51CC02
Description
8-Bit MCU
Manufacturer
Atmel
Datasheet
1.T89C51CC02.pdf
(137 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
To enable a transmission interrupt:
To enable a reception interrupt:
To enable an interrupt on message object error:
To enable an interrupt on general error:
To enable an interrupt on Buffer-full condition:
To enable an interrupt when Timer overruns:
When an interrupt occurs, the corresponding message object bit is set in the SIT register.
To acknowledge an interrupt, the corresponding CANSTCH bits (RXOK, TXOK,...) or CANGIT bits (OVRTIM,
OVRBUF,...), must be cleared by the software application.
When the CAN node is in transmission and detects a Form Error in its frame, a bit Error will also be raised.
Consequently, two consecutive interrupts can occur, both due to the same error.
When a message object error occur and set in CANSTCH register, no general error are setting in CANGIE register.
Rev.A - May 17, 2001
Enable General CAN IT in the interrupt system register,
Enable interrupt by message object, EICHi,
Enable tranmission interrupt, ENTX.
Enable General CAN IT in the interrupt system register,
Enable interrupt by message object, EICHi,
Enable reception interrupt, ENRX.
Enable General CAN IT in the interrupt system register,
Enable interrupt by message object, EICHi,
Enable interrupt on error, ENERCH.
Enable General CAN IT in the interrupt system register,
Enable interrupt on error, ENERG.
Enable General CAN IT in the interrupt system register,
Enable interrupt on Buffer full, ENBUF.
Enable Overrun IT in the interrupt system register.
Preliminary
T89C51CC02
73