AT83C24 ATMEL Corporation, AT83C24 Datasheet - Page 23
AT83C24
Manufacturer Part Number
AT83C24
Description
Smart Card Reader Interface with Power Management
Manufacturer
ATMEL Corporation
Datasheet
1.AT83C24.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT83C24-PRTUL
Manufacturer:
ATMEL
Quantity:
2 294
Company:
Part Number:
AT83C24-TISIL
Manufacturer:
ATMEL
Quantity:
452
Company:
Part Number:
AT83C24NDS-PRTUL
Manufacturer:
ATMEL
Quantity:
490
Company:
Part Number:
AT83C24NDS-PRTUL
Manufacturer:
PANJIT
Quantity:
3 123
Part Number:
AT83C24UL
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
4234E–SCR–09/04
Table 8. CONFIG2 (Config Byte 2)
Notes:
Number
Bit
6-4
2-0
X
7
7
3
1. When this register is changed, a special logic insures no glitch occurs on the CCLK
2. CCLK must be stopped with CKSTOP bit before switching from CKS = (0, 1, 2, 3, 6,
3. When DCK = 0, only CKS=4 and CKS=5 are allowed.
4. The user can’t directly select A2 or A2/2 after a reset or when switching from CKS =
pin and actual configuration changes can be delayed by half a period to two periods
of CCLK.
7) to CKS = (4, 5) or vice versa.
(0, 1, 2, 3, 6, 7) to CKS = (4, 5). To select A2, the user should select A2/2 first and
after A2. To select A2/2, the user should select A2 first and after A2/2.
Mnemonic Description
DCK[2:0]
CKS[2:0]
DCK2
Bit
6
X
X
This bit should not be set.
DC/DC Clock prescaler factor
DCCLK is the DC/DC clock. It is the division of CLK input by DCK prescaler.
DCK = 0: prescaler factor equals 1 (CLK = 4 to 4.61MHz)
DCK [2:0] = 1: prescaler factor equals 2 (CLK = 7 to 9.25MHz)
DCK [2:0] = 2: prescaler factor equals 4 (CLK = 14 to 18.5 MHz)
DCK [2:0] = 3: prescaler factor equals 6 (CLK = 21 to 27.6 MHz)
DCK [2:0] = 4: prescaler factor equals 8 (CLK = 28 to 34.8 MHz)
DCK [2:0] = 5: prescaler factor equals 10 (CLK = 35 to 43 MHz)
DCK [2:0] = 6: prescaler factor equals 12 (CLK = 43.1 to 48 MHz)
DCK [2:0] = 7: reserved
The reset value is 1.
DCCLK must be as close as possible to 4 MHz with a duty cycle of 50%.
DCK must be programmed before starting the DC/DC.
The other values of CLK are not allowed.
DCK has to be properly configured before resetting the STEPREG bit.
This bit should not be set.
Card Clock prescaler factor
CKS [2:0] = 0: CCLK = CLK (then the maximum frequency on CLK is 24 MHz)
CKS [2:0] = 1: CCLK = DCCLK (DC/DC clock)
CKS [2:0] = 2: CCLK = DCCLK / 2
CKS [2:0] = 3: CCLK = DCCLK / 4
CKS [2:0] = 4: CCLK = A2
CKS [2:0] = 5: CCLK = A2 / 2
CKS [2:0] = 6: CCLK = CLK / 2
CKS [2:0] = 7: CCLK = CLK / 4
The reset value is 0.
DCK1
5
DCK0
4
X
3
CKS2
2
CKS1
AT83C24
1
CKS0
0
23