PSB7238 SIEMENS [Siemens Semiconductor Group], PSB7238 Datasheet - Page 127

no-image

PSB7238

Manufacturer Part Number
PSB7238
Description
Joint Audio Decoder-Encoder - Multimode
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB7238-SFV1.1
Manufacturer:
RENESAS
Quantity:
18
Part Number:
PSB7238F
Manufacturer:
INFINEON
Quantity:
96
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
TOS
Quantity:
5 510
Part Number:
PSB7238SFV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
IMR
XPR
XDU
ALLS
All ISR bits are acknowledged when ISR is read.
Interrupt Mask Register
A ‘0’ in a bit position (status after reset) masks the corresponding bit in ISR.
1) “Hunt Mode”: The HDLC-receiver hunts for flags which are not followed by another flag or an abort sequence.
Semiconductor Group
Thus, the HDLC-receiver of the JADE will receive two frames correctly if they are separated by only one
common flag (shared flag). It will also receive two frames correctly if they are separated by two flags
(back-to-back frames). In case of a back-to-back frame the flags may share the ‘0’ or not.
Transmit Pool Ready
One data block may be entered into the transmit FIFO.
Set:
Reset: After ISR is read, after hardware reset.
Transmit Data Underrun
Transmitted frame was terminated with an abort sequence because no data
was available in the transmit FIFO and yet no XME command has been
issued.
In transparent mode indicates the transmission has been stopped because
no data was available in the transmit FIFO.
Set:
Reset: After ISR is read, after XRES, after hardware reset.
All Sent
When ‘1’, indicates that the last bit of a frame has been transmitted on the
line and that both XFIFO parts are empty (in either HDLC or transparent
mode).
Set:
Reset: After ISR is read, after XRES, after hardware reset.
RME
Bit 7
After XF command has been executed and after XRES.
When the HDLC bitengine requests new data from an empty XFIFO.
When the last bit of a frame has been transmitted to the line.
RPF
RFO
IMR
XPR
127
XDU
Write
ALLS
Register Description
Data Sheet 1998-07-01
Address 2C
PSB 7238
Bit 0
H

Related parts for PSB7238