PSB7238 SIEMENS [Siemens Semiconductor Group], PSB7238 Datasheet - Page 120

no-image

PSB7238

Manufacturer Part Number
PSB7238
Description
Joint Audio Decoder-Encoder - Multimode
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB7238-SFV1.1
Manufacturer:
RENESAS
Quantity:
18
Part Number:
PSB7238F
Manufacturer:
INFINEON
Quantity:
96
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
TOS
Quantity:
5 510
Part Number:
PSB7238SFV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Semiconductor Group
Receive Command Register
RCMD
RMC
RRES
RMD
STR
Receive Message Complete
Acknowledges a previous RPF or RME status. Frees the FIFO pool for the
next received frame or part of a frame.
Although the interrupt status register (ISR) is automatically reset after read,
the RMC must be given in response to an RPF or RME interrupt to free the
FIFO.
The FIFO is not considered to be free, even if completely read. The read on
the FIFO can be done cyclically several times.
Receiver Reset
When RAC = 1, this command resets the HDLC receiver, clears the receive
FIFO and aborts any HDLC frame being received.
When RRES is issued while RAC = 0, this command initializes in addition
the time-slot count logic for this channel.
Receive Message Delete
Reaction to an RPF interrupt. The remaining part of the frame is to be
ignored by the receiver (which goes into the hunt mode
starting in the DSP/host inaccessible part of RFIFO); the receive FIFO is
cleared of that frame.
Start command for RFS generation
Only valid when RFIN = 0 (RFS pulses internally generated) and used if
RCONT bit in RFS mode register = 0.
When RCONT = 0, when STR is set, exactly RREP(9-0) pulses of one bit
duration and spaced 16 bit periods from each other are generated. When
STR command is given, generation of pulses starts at the next possible
16-bit boundary.
This function may be used in connection with the HDLC controller when a
predefined number of data units (e.g. words) are received, clocked by RFS
pulses.
RMC
Bit 7
RRES
RMD
RCMD
120
Write
Register Description
Data Sheet 1998-07-01
1)
(see Page 127)
Address 25
STR
PSB 7238
Bit 0
H

Related parts for PSB7238