MC68HC908AB32 MOTOROLA [Motorola, Inc], MC68HC908AB32 Datasheet - Page 205

• Manufacturer Part Number: MC68HC908AB32
• Description: HCMOS Microcontroller Unit
• Manufacturer: MOTOROLA [Motorola, Inc]

12.5.4.2 Buffered PWM Signal Generation
MC68HC908AB32
MOTOROLA
NOTE:
—
Rev. 1.0
Channels 0 and 1 can be linked to form a buffered PWM channel whose
output appears on the PTF4/TBCH0 pin. The TIMB channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS0B bit in TIMB channel 0 status and control register
(TBSC0) links channel 0 and channel 1. The TIMB channel 0 registers
initially control the pulse width on the PTF4/TBCH0 pin. Writing to the
TIMB channel 1 registers enables the TIMB channel 1 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMB channel registers (0 or
1) that control the pulse width are the ones written to last. TBSC0
controls and monitors the buffered PWM function, and TIMB channel 1
status and control register (TBSC1) is unused. While the MS0B bit is set,
the channel 1 pin, PTF5/TBCH1, is available as a general-purpose I/O
pin.
Channels 2 and 3 can be linked to form a buffered PWM channel whose
output appears on the PTF2/TBCH2 pin. The TIMB channel registers of
the linked pair alternately control the pulse width of the output.
Setting the MS2B bit in TIMB channel 2 status and control register
(TBSC2) links channel 2 and channel 3. The TIMB channel 2 registers
initially control the pulse width on the PTF2/TBCH2 pin. Writing to the
TIMB channel 3 registers enables the TIMB channel 3 registers to
synchronously control the pulse width at the beginning of the next PWM
period. At each subsequent overflow, the TIMB channel registers (2 or
3) that control the pulse width are the ones written to last. TBSC2
controls and monitors the buffered PWM function, and TIMB channel 3
status and control register (TBSC3) is unused. While the MS2B bit is set,
the channel 3 pin, PTF3/TBCH3, is available as a general-purpose I/O
pin.
In buffered PWM signal generation, do not write new pulse width values
to the currently active channel registers. Writing to the active channel
registers is the same as generating unbuffered PWM signals.
Freescale Semiconductor, Inc.
For More Information On This Product,
Timer Interface Module B (TIMB)
Go to: www.freescale.com
Timer Interface Module B (TIMB)
Functional Description
Technical Data
205