UJA1061TW PHILIPS [NXP Semiconductors], UJA1061TW Datasheet - Page 70

no-image

UJA1061TW

Manufacturer Part Number
UJA1061TW
Description
Low speed CAN/LIN system basis chip
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UJA1061TW/3V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP
Quantity:
8 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/CT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
2004 Mar 22
t
t
t
t
t
t
t
t
t
t
t
BUS(fail)(recover)
TXDC(dom)
CANH(d1)
CANL(d1)
CANH(rec)
CANL(rec)
CANH(d2)
CANL(d2)
CANL(dom)
offline
CANH,
t
Low speed CAN/LIN system basis chip
PC
SYMBOL
t
CANL
,
,
,
bus failure recovery time
TXDC permanent
dominant disable time
minimum dominant time
first pulse for wake-up on
pins CANH, CANL
minimum recessive time
pulse (after first
dominant) for wake-up on
pins CANH, CANL
minimum dominant time
second pulse for wake-up
on pins CANH, CANL
CANL dominant time
entering Normal mode
and TXDC goes
dominant
required recessive or
dominant time for
entering Off-line
ground shift sampling
time required for CANH,
CANL voltage level
pulse count difference
between CANH and
CANL for failure detection
dominant pulse count on
CANH and CANL for
failure recovery
PARAMETER
bus failure HxBAT
bus failure HxVCC
bus failures LxGND and HxL; Active
mode, On-line and Selective Sleep
mode; V
bus failures LxGND and HxL
bus failure LxBAT; Active mode,
On-line and Selective Sleep mode;
V
continuously dominant clamped
CAN-bus Active mode, On-line and
Selective Sleep mode; V
Active mode, On-line and Selective
Sleep mode; V
TXDC = logic 0 V
Off-line
Off-line
Off-line
V
entering Active mode
On-line or Selective Sleep mode;
COTC = logic 0; CM = logic 0
On-line or Selective Sleep mode;
COTC = logic 1; CM = logic 0
On-line; CM = logic 0; coming out of
Off-line
Active mode, On-line and Selective
Sleep mode; V
recessive
bus failures H//, L//, HxGND and
LxVCC; Active mode, On-line and
Selective Sleep mode; V
bus failures H//, L//, HxGND and
LxVCC; Active mode, On-line and
Selective Sleep mode; V
V2
CANL
= 5 V
> 8 V, first dominant bit after
V2
= 5 V
CONDITIONS
70
V2
V2
= 5 V;
= 5 V; TXDC
V2
V2
V2
= 5 V
= 5 V
= 5 V
125
0.3
7
0.9
125
1
1.5
7
3
0
3
50
200
400
20
MIN.
4
4
TYP.
Objective specification
UJA1061
750
1.6
38
1.6
750
5
6
38
10
3
10
66
265
530
80
MAX.
ms
ms
ms
ms
ms
ms
pulses
pulses
UNIT
s
s
s
s
s
s
s
s
s

Related parts for UJA1061TW