LPC47M172_07 SMSC [SMSC Corporation], LPC47M172_07 Datasheet - Page 126

no-image

LPC47M172_07

Manufacturer Part Number
LPC47M172_07
Description
Advanced I/O Controller with Motherboard GLUE Logic
Manufacturer
SMSC [SMSC Corporation]
Datasheet
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
7.27.4 GPIO Operation
Note:
SMSC/Non-SMSC Register Sets (Rev. 01-11-07)
GPx_nIOW
GPx_nIOR
HOST OPERATION
The operation of the GPIO ports is illustrated in Figure 7.4.
Figure 7.4 is for illustration purposes only and is not intended to suggest specific implementation details.
When a GPIO port is programmed as an input, reading it through the GPIO data register latches either the
inverted or non-inverted logic value present at the GPIO pin. Writing to a GPIO port that is programmed
as an input has no effect (Table 7.19)
When a GPIO port is programmed as an output, the logic value or the inverted logic value that has been
written into the GPIO data register is output to the GPIO pin.
programmed as an output returns the last value written to the data register (Table 7.19). When the GPIO
is programmed as an output, the pin is excluded from the PME logic.
WRITE
READ
SD-bit
Data Register
Transparen
D-TYPE
D
Q
Bit-n
GPIO
t
LATCHED VALUE OF GPIO PIN
NO EFFECT
Q
D
GPIO INPUT PORT
Table 7.19 - GPIO Read/Write Behavior
Figure 7.4 - GPIO Function Illustration
0
1
DATASHEET
Page 126
GPIO
Configuration
Register bit-1
(Polarity)
LAST WRITE TO GPIO DATA REGISTER
BIT PLACED IN GPIO DATA REGISTER
GPIO OUTPUT PORT
Reading from a GPIO port that is
GPIO
Configuration
Register bit-0
(Input/Output)
SMSC LPC47M172
GPIO
PIN

Related parts for LPC47M172_07