XCV405E-7BG556I XILINX [Xilinx, Inc], XCV405E-7BG556I Datasheet - Page 19

• Manufacturer Part Number: XCV405E-7BG556I
• Description: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
• Manufacturer: XILINX [Xilinx, Inc]

At power-up, V
than 50 ms, otherwise delay configuration by pulling
PROGRAM Low until V
SelectMAP Mode
The SelectMAP mode is the fastest configuration option.
Byte-wide data is written into the FPGA with a BUSY flag
controlling the flow of data.
An external data source provides a byte stream, CCLK, a
Chip Select (CS) signal and a Write signal (WRITE). If
BUSY is asserted (High) by the FPGA, the data must be
held until BUSY goes Low.
Data can also be read using the SelectMAP mode. If
WRITE is not asserted, configuration data is read out of the
FPGA as part of a readback operation.
After configuration, the pins of the SelectMAP port can be
used as additional user I/O. Alternatively, the port can be
retained to permit high-speed 8-bit readback.
Retention of the SelectMAP port is selectable on a
design-by-design basis when the bitstream is generated. If
retention is selected, PROHIBIT constraints are required to
prevent SelectMAP-port pins from being used as user I/O.
Multiple Virtex-E FPGAs can be configured using the
SelectMAP mode, and be made to start-up simultaneously.
To configure multiple devices in this way, wire the individual
CCLK, Data, WRITE, and BUSY pins of all the devices in
parallel. The individual devices are loaded separately by
asserting the CS pin of each device in turn and writing the
appropriate data. See
Characteristics.
Table 11:
DS025-2 (v2.1) July 17, 2002
CCLK
D
CS Setup/Hold
WRITE Setup/Hold
BUSY Propagation Delay
Maximum Frequency
Maximum Frequency with no handshake
R
SelectMAP Write Timing Characteristics
0-7
CC
Setup/Hold
must rise from 1.0 V to V
Table 11
CC
is valid.
Description
for SelectMAP Write Timing
CC
min in less
Virtex™-E 1.8 V Extended Memory Field Programmable Gate Arrays
www.xilinx.com
1-800-255-7778
Write
Write operations send packets of configuration data into the
FPGA. The sequence of operations for a multi-cycle write
operation is shown below. Note that a configuration packet
can be split into many such sequences. The packet does
not have to complete within one assertion of CS, illustrated
in
1. Assert WRITE and CS Low. Note that when CS is
2. Drive data onto D[7:0]. Note that to avoid contention,
3. At the rising edge of CCLK: If BUSY is Low, the data is
4. Repeat steps 2 and 3 until all the data has been sent.
5. De-assert CS and WRITE.
1/2
3/4
5/6
7
Figure
asserted on successive CCLKs, WRITE must remain
either asserted or de-asserted. Otherwise an abort is
initiated, as described below.
the data source should not be enabled while CS is Low
and WRITE is High. Similarly, while WRITE is High, no
more that one CS should be asserted.
accepted on this clock. If BUSY is High (from a previous
write), the data is not accepted. Acceptance instead
occurs on the first clock after BUSY goes Low, and the
data must be held until this has happened.
T
17.
T
T
SMCSCC
SMCCW
SMDCC
T
Symbol
F
SMCKBY
F
CCNH
CC
/T
/T
/T
SMCCD
SMCCCS
SMWCC
5.0 / 1.0
7.0 / 1.0
7.0 / 1.0
Values
12.0
66
50
Module 2 of 4
MHz, max
MHz, max
ns, max
ns, min
ns, min
ns, min
Units
15