LM12434CIWM NSC [National Semiconductor], LM12434CIWM Datasheet - Page 39

• Manufacturer Part Number: LM12434CIWM
• Description: Sign Data Acquisition System with Serial I/O and Self-Calibration
• Manufacturer: NSC [National Semiconductor]

Figure 10 illustrates the instruction execution flow as per-
6 0 Operational Information
6 3 INSTRUCTION SEQUENCER
The Sequencer uses a 3-bit counter (Instruction Pointer or
IP) to retrieve the programmable conversion instructions
stored in the Instruction RAM The counter is reset to 000
during chip reset or if the current executed instruction has
its Loop bit (Bit 1 in any Instruction RAM ‘‘00’’) set high
(‘‘1’’) It increments at the end of the currently executed
instruction and points to the next instruction It will continue
to increment up to 111 unless an instruction’s Loop bit is
set If this bit is set the counter resets to ‘‘000’’ and execu-
tion begins again with the first instruction If all instructions
have their Loop bit reset to ‘‘0’’ the Sequencer will execute
all eight instructions continuously Therefore it is important
to realize that if less than eight instructions are pro-
grammed the Loop bit on the last instruction must be set
Leaving this bit reset to ‘‘0’’ allows the Sequencer to exe-
cute ‘‘unprogrammed’’ instructions the results of which may
be unpredictable
The Sequencer’s Instruction Pointer value is readable at
any time and is found in the Status register at Bits 8– 10
formed by the sequencer The Sequencer can go through
eight states during instruction execution
from the Instruction RAM ‘‘00’’ This state is one clock cycle
long
This is the ‘‘rest’’ state whenever the Sequencer is stopped
using the reset a Pause command or the Start bit is reset
low (‘‘0’’) When the Start bit is set to a ‘‘1’’ this state is one
clock cycle long
State 0 The current instruction’s first 16 bits are read
State 1 Checks the state of the Calibration and Start bits
(Continued)
39
ration register is set to a ‘‘1’’ state 2 is 76 clock cycles long
If the Configuration register’s bit 3 is set to a ‘‘1’’ state 2 is
4944 clock cycles long
clock cycles for this state varies according to the value
stored in the Timer register The number of clock cycles is
found by using the expression below
where 0
ue if needed The number of clock cycles for acquiring the
input signal in the 12-bit
where D is the user-programmable 4-bit value stored in bits
12– 15 of Instruction RAM ‘‘00’’ and is limited to 0
15
The number of clock cycles for acquiring the input signal in
the 8-bit
5 clock cycles long
parison This state takes 44 clock cycles for a 12-bit
conversions or 21 clock cycles for a 8-bit
sions The ‘‘watchdog’’ comparison mode takes 5 clock cy-
cles
State 2 Perform calibration If bit 2 or bit 6 of the Configu-
State 3 Run the internal 16-bit Timer The number of
State 7 Sample the input signal and read Limit
State 6 Perform first watchdog comparison This state is
State 4 Read Limit
State 5 Perform a conversion or second watchdog com-
s
a
T
sign or ‘‘watchdog’’ mode varies according to
s
2
16
b
1
2 This state is 1 clock cycle long
a
32T
9
2
sign mode varies according to
a
a
a
2D
2D
2
a
sign conver-
1’s val-
s
a
D
sign
s