ISL5217_05 INTERSIL [Intersil Corporation], ISL5217_05 Datasheet - Page 34

no-image

ISL5217_05

Manufacturer Part Number
ISL5217_05
Description
Quad Programmable Up Converter
Manufacturer
INTERSIL [Intersil Corporation]
Datasheet
NOTES:
NOTES:
29. When in the QASK mode, the I and Q symbols will not be moved into the FIFO until both have been received.
30. When in the FM mode, the I symbol is moved to the FIFO after it has been shifted in.
31. The order of the I and Q symbols is based on the I and Q time slot values.
32. Status bits <10:7,3> are or’ed and latched by the Top µP interface.
33. Status bits <11:0> are latched by the single channel µP interface.
34. The status register is cleared by writing to the Top status register.
35. Detection of FIFO overflow puts the channel in the off-line mode.
36. The Channel flushed status is be asserted 24 sample clocks after entering the off-line mode.
15:12
15:0
15:0
BIT
BIT
BIT
BIT
6:4
11
10
9
8
7
3
2
1
0
RAM Data
RAM Address
Reserved
Channel Flushed
I FIR Overflow
I FIR Underflow
Q FIR Overflow
Q FIR Underflow
FIFO Read Address
<2:0>
FIFO Underflow
FIFO Overflow
FIFO Almost Empty
FIFO Empty
FUNCTION
FUNCTION
FUNCTION
FUNCTION
34
Indirect data port for the Gain profile, I and Q coefficients RAMs.
Not Used.
Indicates zero valued data has propagated through the channel after entering the off-line mode. Counts
Q FIR accumulator output saturates to most positive value.
FIFO read address = 7.
FIFO read address < Almost empty threshold.
FIFO read address = 0.
Indirect address port for the Gain profile, I and Q coefficients RAMs. The MSB determines the type of
access.
24 consecutive FIFO reads after deassertion of on-line control bit, Main Control, 0x0C, bit 6.
I FIR accumulator output saturates to most positive value.
I FIR accumulator output saturates to most negative value + 1.
Q FIR accumulator output saturates to most negative value + 1.
FIFO read address range 0 to 7, 0 = empty, 7 = full.
FIFO read address = 0, FIFO write =0, FIFO read =1.
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x13
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x14
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x15
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x16
TABLE 35. Q - SERIAL TIME SLOT (Continued)
1 = read 0 = write.
TABLE 37. RAM ADDRESS (15:0)
TABLE 36. RAM DATA (15:0)
TABLE 38. STATUS (15:0)
ISL5217
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
July 8, 2005
FN6004.3

Related parts for ISL5217_05