ISL5217_05 INTERSIL [Intersil Corporation], ISL5217_05 Datasheet - Page 10

• Manufacturer Part Number: ISL5217_05
• Description: Quad Programmable Up Converter
• Manufacturer: INTERSIL [Intersil Corporation]

modulator. The maximum phase step that can occur in one
clock is ±180 degrees. Table 1 provides the change in phase
weighting of the input bits.
Shaping Filter
The shaping filter provides the necessary pulse shaping
required on the input data to implement various QASK and
shaped FM modulation formats. Two identical shaping filters
(one each for the I and Q paths) are provided. The shaping
filter architecture uses a NCO controlled interpolating FIR,
capable of 4, 8, or 16 interpolation phases. The number of
interpolation phases, (IP) is loaded into FIR Control (0xd,
bits 1:0). The span of the impulse response of the polyphase
filter can vary from 4-16 data samples. The desired sample
Data Span, (DS) value minus one is loaded into FIR Control
(0xd, bits 7:4). Thus, the required number of coefficients (or
filter span) becomes:
The Interpolation Phase also determines the rate to compute
a polyphase output by selecting the appropriate timing from
the Sample Rate NCO to drive the shaping filter at 4x, 8x, or
16x the input sample rate. The Data Span selects the
number of samples to convolve. Each convolution requires
DS reference clocks for each phase of the filter. An output is
calculated (IP) times for each input sample. To allow
sufficient processing time for each output, the reference
clock must be as follows:
Conversely, the input sample rate requires:
where f
shaping filter interpolate rate; and DS is the number of data
samples in the filter span. For example, if f
the filter span is 16 samples, and the interpolation rate is 16,
then the maximum input sample rate, f
406.25kHz. Table 2 shows several examples of calculations
for FIR input sample rates based on master reference clock
rate, number of data samples, and interpolation rate. The
data exits the shaping filters at the interpolated rate.
# Coefficients = (DS)(IP)
CLK
f
S
≤
f
CLK
≥
(
DS
CLK
1000 0000 0000 0000
0000 0000 0000 0000
0111 1111 1111 1111
⁄
[ IP
) IP
(
(
is the frequency of the reference clock, IP is the
dφ(nT)/dt
)
(
) f
( )
DS
TABLE 1. PHASE WEIGHTING
S
) ]
10
DEGREES/SAMPLE
S
is 104/256 =
CLK
~+180
-180
= 104MHz,
0
(EQ. 2)
(EQ. 3)
(EQ. 4)
ISL5217
The shaping filters have programmable coefficients which
must be loaded via the microprocessor interface. The QPUC
supports loading coefficients for two shaping filters, with FIR
Control (0xd, bit 8) selecting the active filter. The I and Q
shaping filters are identical and may be loaded
simultaneously or separately, allowing for different gains and
responses through the filter if desired.
Because 16 interpolation phases are possible, the
coefficients are structured in sets of 16, one set for each
phase of the shaping filter. The convolution algorithm
sequentially steps through each of these phases, beginning
with phase 0. The coefficients for the shaping filters are
generated by designing the prototype filter at the
interpolated rate. The coefficients are then divided into
interpolation phases by taking every n
filter and storing the coefficient as an element of a coefficient
set. The IP value determines the addressing interval through
the prototype filter to create the coefficient sets for the filter
phases. The first coefficient set begins at address 0. The
next coefficient set begins at address 1 and continues in a
like manner for the remaining coefficient sets. For a 16 tap,
interpolate-by-4 filter, the calculations for filter 1 are:
Polyphase output 0 = (C0*D[n]) + (C4*D[n-1]) + (C8*D[n-2])
+ (C12*D[n-3])
Polyphase output 1 = (C1*D[n]) + (C5*D[n-1]) + (C9*D[n-2])
+ (C13*D[n-3])
Polyphase output 2 = (C2*D[n]) + (C6*D[n-1]) + (C10*D[n-2])
+ (C14*D[n-3])
Polyphase output 3 = (C3*D[n]) + (C7*D[n-1]) + (C11*D[n-2])
+ (C15*D[n-3])
If FIR Control (8) is set the calculations for filter 2 are:
Polyphase output 0 = (D0*D[n]) + (D4*D[n-1]) + (D8*D[n-2])
+ (D12*D[n-3])
EXAMPLE
16
IP
4
8
1
2
3
4
5
6
W/FIR CONTROL (8) = ‘0’
STARTING ADDRESS
TABLE 2. EXAMPLE CALCULATIONS
104MHz
104MHz
104MHz
104MHz
104MHz
104MHz
f
CLK
TABLE 3. FIR CONTROLS
0
0
0
DS
16
16
16
10
8
4
16
IP
8
4
4
4
4
W/FIR CONTROL (8) = ‘1’
STARTING ADDRESS
104/256 = 406.25kHz
104/128 = 812.5kHz
104/64 = 1.625MHz
104/40 = 2.600MHz
104/32 = 3.250MHz
104/16 = 6.500MHz
th
tap of the prototype
MAX f
128
8
8
S
July 8, 2005
FN6004.3